Bragg et al., 2000 - Google Patents
A floating-gate pFET based CMOS programmable analog memory cell arrayBragg et al., 2000
View PDF- Document ID
- 5165779578560619527
- Author
- Bragg J
- Harrison R
- Hasler P
- DeWeerth S
- Publication year
- Publication venue
- 2000 IEEE International Symposium on Circuits and Systems (ISCAS)
External Links
Snippet
The complexity of analog VLSI systems is often limited by the number of pins on a chip rather than by the die area. Currently, many analog parameters and biases are stored off chip. Moving parameter storage on chip could save pins and allow us to create complex …
- 230000005641 tunneling 0 abstract description 25
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
- H01L27/112—Read-only memory structures [ROM] and multistep manufacturing processes therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
- G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Harrison et al. | A CMOS programmable analog memory-cell array using floating-gate circuits | |
| US7324380B2 (en) | Method for trimming the temperature coefficient of a floating gate voltage reference | |
| US5253201A (en) | Writing control circuit employed in non-volatile semiconductor memory device | |
| Diorio et al. | A high-resolution non-volatile analog memory cell | |
| US7825698B2 (en) | Method and apparatus for systematic and random variation and mismatch compensation for multilevel flash memory operation | |
| US20040004861A1 (en) | Differential EEPROM using pFET floating gate transistors | |
| CN100468567C (en) | Floating gate analog voltage level shifting circuit and method for generating a reference voltage in low supply voltage operation | |
| US20050140428A1 (en) | Low voltage cmos bandgap reference | |
| JPH03214779A (en) | Mos integrated circuit with adjustable threshold value | |
| US10317846B2 (en) | EEPROM cell with charge loss | |
| US6970037B2 (en) | Programmable analog bias circuits using floating gate CMOS technology | |
| JP3337599B2 (en) | Semiconductor device, inverter circuit, comparator, and A / D converter circuit | |
| EP1588377B1 (en) | Differential dual floating gate circuit and method for programming | |
| Feng et al. | An ultra low power non-volatile memory in standard CMOS process for passive RFID tags | |
| Bragg et al. | A floating-gate pFET based CMOS programmable analog memory cell array | |
| Harrison et al. | Floating-gate CMOS analog memory cell array | |
| CN100407576C (en) | Analog floating gate voltage sense during dual conduction programming | |
| WO2004068546A2 (en) | Tunnel device level shift circuit | |
| KR100715128B1 (en) | Voltage regulation for integrated circuit memory | |
| WO2004075260A2 (en) | Differential floating gate circuit and method for programming | |
| EP1588374B1 (en) | Floating gate analog voltage feedback circuit | |
| JPH0338067A (en) | Non-volatile semiconductor memory | |
| van Steenwijk et al. | A nonvolatile analog programmable voltage source using the VIPMOS EEPROM structure | |
| Kucic et al. | Design and use based on long-term measurements of analog floating-gate array circuits | |
| WO2007097933A2 (en) | Precision non-volatile cmos reference circuit |