Kannan et al., 2009 - Google Patents
A software solution for dynamic stack management on scratch pad memoryKannan et al., 2009
View PDF- Document ID
- 5106876760468759524
- Author
- Kannan A
- Shrivastava A
- Pabalkar A
- Lee J
- Publication year
- Publication venue
- 2009 Asia and South Pacific Design Automation Conference
External Links
Snippet
In an effort to make processors more power efficient scratch pad memory (SPM) have been proposed instead of caches, which can consume majority of processor power. However, application mapping on SPMs remain a challenge. We propose a dynamic SPM …
- 230000015654 memory 0 title abstract description 19
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0253—Garbage collection, i.e. reclamation of unreferenced memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Free address space management in non-volatile memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
- G06F8/443—Optimisation
- G06F8/4441—Reducing the execution time required by the program code
- G06F8/4442—Reducing the number of cache misses; Data prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/885—Monitoring specific for caches
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Ebrahimi et al. | Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems | |
| Mukkara et al. | Whirlpool: Improving dynamic cache management with static data classification | |
| US10592430B2 (en) | Memory structure comprising scratchpad memory | |
| Kannan et al. | A software solution for dynamic stack management on scratch pad memory | |
| Gebhart et al. | A hierarchical thread scheduler and register file for energy-efficient throughput processors | |
| Li et al. | MAC: Migration-aware compilation for STT-RAM based hybrid cache in embedded systems | |
| Biswas et al. | Multi-execution: multicore caching for data-similar executions | |
| Jain et al. | Software-assisted cache replacement mechanisms for embedded systems | |
| Xie et al. | CRAT: Enabling coordinated register allocation and thread-level parallelism optimization for GPUs | |
| Grun et al. | Apex: access pattern based memory architecture exploration | |
| Rodchenko et al. | MaxSim: A simulation platform for managed applications | |
| Anand et al. | Instruction-cache locking for improving embedded systems performance | |
| Sarkar et al. | Compiler techniques for reducing data cache miss rate on a multithreaded architecture | |
| Anand et al. | Instruction cache locking inside a binary rewriter | |
| Chen et al. | HC-Sim: A fast and exact L1 cache simulator with scratchpad memory co-simulation support | |
| Shrivastava et al. | Automatic management of Software Programmable Memories in Many‐core Architectures | |
| Marinelli et al. | COMPAD: A heterogeneous cache-scratchpad CPU architecture with data layout compaction for embedded loop-dominated applications | |
| Bai et al. | MEMMU: Memory expansion for MMU-less embedded systems | |
| Absar et al. | Reuse analysis of indirectly indexed arrays | |
| Velasco et al. | Memory power optimization of Java-based embedded systems exploiting garbage collection information | |
| Iosifidis et al. | A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms | |
| Siddique et al. | Lmstr: exploring shared hardware controlled scratchpad memory for multicores | |
| Marwedel et al. | Memory-aware optimization of embedded software for multiple objectives | |
| Namaki Shoushtari | Software assists to on-chip memory hierarchy of manycore embedded systems | |
| Li et al. | A practical data classification framework for scalable and high performance chip-multiprocessors |