Rai et al., 2021 - Google Patents
TRGP: A low-cost re-configurable TRNG-PUF architecture for IoTRai et al., 2021
- Document ID
- 4756189953670733792
- Author
- Rai V
- Tripathy S
- Mathew J
- Publication year
- Publication venue
- 2021 22nd International Symposium on Quality Electronic Design (ISQED)
External Links
Snippet
Internet of Things (IoT) devices have made their presence felt across the domain, society, and individuals. These technologies have played a prominent role in shaping the digital world. However, they bring their own set of security and privacy threats. These devices being …
- 230000000295 complement 0 abstract description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/30—Authentication, i.e. establishing the identity or authorisation of security principals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
- H04L9/3271—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using challenge-response
- H04L9/3278—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using challenge-response using physically unclonable functions [PUF]
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Alioto | Trends in hardware security: From basics to ASICs | |
| Hemavathy et al. | Arbiter PUF—A review of design, composition, and security aspects | |
| Zhang et al. | A survey on silicon PUFs and recent advances in ring oscillator PUFs | |
| Van der Leest et al. | Efficient implementation of true random number generator based on sram pufs | |
| Kodýtek et al. | Improved ring oscillator PUF on FPGA and its properties | |
| Martin et al. | A new TRNG based on coherent sampling with self-timed rings | |
| Zhao et al. | A 108 F 2/Bit fully reconfigurable RRAM PUF based on truly random dynamic entropy of jitter noise | |
| Rai et al. | TRGP: A low-cost re-configurable TRNG-PUF architecture for IoT | |
| Cui et al. | Ultra-lightweight and reconfigurable tristate inverter based physical unclonable function design | |
| Baek et al. | A reconfigurable SRAM based CMOS PUF with challenge to response pairs | |
| US20230125166A1 (en) | Sr flip-flop based physical unclonable functions for hardware security | |
| Yehoshuva et al. | A survey of security attacks on silicon based weak PUF architectures | |
| Yu et al. | Interconnect-based PUF with signature uniqueness enhancement | |
| Wang et al. | A reconfigurable PUF structure with dual working modes based on entropy separation model | |
| Ni et al. | Pi puf: a processor-intrinsic puf for iot | |
| Rai et al. | Design and analysis of reconfigurable cryptographic primitives: TRNG and PUF | |
| Cao et al. | A new reconfigurable true random number generator and physical unclonable function unified chip with on-chip auto-calibration | |
| Shariffuddin et al. | Review on arbiter physical unclonable function and its implementation in FPGA for IoT security applications | |
| Liu et al. | CBDC-PUF: a novel physical unclonable function design framework utilizing configurable butterfly delay chain against modeling attack | |
| Wei et al. | A perspective of using frequency-mixing as entropy in random number generation for portable hardware cybersecurity IP | |
| Hou et al. | A lightweight and secure-enhanced Strong PUF design on FPGA | |
| Khoshroo | Design and evaluation of FPGA-based hybrid physically unclonable functions | |
| Halak | Physically unclonable functions: Design principles and evaluation metrics | |
| Hashim et al. | Implementing memristor in ring oscillators based random number generator | |
| Rozic et al. | Circuit-Level Optimizations for Cryptography; True Random Number Generators: Design, Evaluation and Testing |