Gizopoulos et al., 1997 - Google Patents
An effective BIST scheme for arithmetic logic unitsGizopoulos et al., 1997
- Document ID
- 4256230121364221993
- Author
- Gizopoulos D
- Pachalis A
- Zorian Y
- Psarakis M
- Publication year
- Publication venue
- Proceedings International Test Conference 1997
External Links
Snippet
Multifunction arithmetic logic units (ALUs) that realize complex arithmetic and logic operations (like the operations of the 74/spl times/181 family) are widely used in today's complex integrated circuits, such as commercial microprocessors and digital signal …
- 241001442055 Vipera berus 0 abstract description 117
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kranitis et al. | Software-based self-testing of embedded processors | |
| Ghosh et al. | A fast and low cost testing technique for core-based system-on-chip | |
| US6483343B1 (en) | Configurable computational unit embedded in a programmable device | |
| Subramanyan et al. | Reverse engineering digital circuits using structural and functional analyses | |
| US5416783A (en) | Method and apparatus for generating pseudorandom numbers or for performing data compression in a data processor | |
| CA2409161C (en) | Method and apparatus for incorporating a multiplier into an fpga | |
| US8575959B2 (en) | Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics | |
| Sridhar et al. | A functional approach to testing bit-sliced microprocessors | |
| US7949909B2 (en) | Address controlling in the MBIST chain architecture | |
| Paschalis et al. | Deterministic software-based self-testing of embedded processor cores | |
| Stroud et al. | Using ILA testing for BIST in FPGAs | |
| Kranitis et al. | Instruction-based self-testing of processor cores | |
| Chakrabarty et al. | Test response compaction using multiplexed parity trees | |
| Rahman et al. | O'clock: lock the clock via clock-gating for soc ip protection | |
| Kranitis et al. | Effective software self-test methodology for processor cores | |
| US6567962B2 (en) | Method, apparatus, and program for multiple clock domain partitioning through retiming | |
| CN109445365B (en) | Screening test method of FPGA embedded multiplier | |
| CN100409179C (en) | Programmable pipeline structure with mechanism for terminating signal propagation | |
| Gizopoulos et al. | An effective BIST scheme for arithmetic logic units | |
| Gizopoulos et al. | Easily testable cellular carry lookahead adders | |
| US8082139B1 (en) | Displaying signals of a design block emulated in hardware co-simulation | |
| Ghosh et al. | A BIST scheme for RTL circuits based on symbolic testability analysis | |
| Al-Asaad et al. | Scalable test generators for high-speed datapath circuits | |
| Psarakis et al. | Test generation and fault simulation for cell fault model using stuck-at fault model based test tools | |
| Psarakis et al. | Built-in sequential fault self-testing of array multipliers |