A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
-
Updated
May 20, 2022 - Verilog
#
hazard-detection
Here are 13 public repositories matching this topic...
Verilog Implementation of an ARM LEGv8 CPU
arm verilog xilinx isa vivado hazard-detection ldr pipeline-cpu single-cycle hennessy patterson legv8-arm multi-cycle arm-legv8-simulator forwarding-unit
-
Updated
Oct 3, 2018 - Verilog
Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.
-
Updated
Apr 12, 2020 - Verilog
An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.
-
Updated
Dec 28, 2020 - Verilog
ARM Processor, Computer Architecture laboratory, University of Tehran
-
Updated
Sep 10, 2021 - Verilog
A pipelined MIPS processor implemented in Verilog, featuring hazard detection and forwarding.
-
Updated
Sep 13, 2025 - Verilog
A 32-bit Arm Processor Using Verilog HDL With Hazard Detection, Forwarding Unit, SRAM Memory & A 2-Way Set-Associative Cache.
-
Updated
Jul 22, 2021 - Verilog
Verilog Implementation of an ARM LEGv8 CPU
-
Updated
Aug 14, 2018 - Verilog
5-stage pipelined 32-bit MIPS processor
-
Updated
Jul 20, 2024 - Verilog
Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor
-
Updated
Jan 29, 2023 - Verilog
Architecure for the Data path and Controller as well as Hazard Units for a 32 bit ARM based Single Cycle, Multi Cycle and Pipelined Based Processor
processor-architecture arm processor verilog mcu computer-architecture hazard-detection pipeline-processor verilog-hdl 32-bit arm32 pipline processor-design single-cycle-processor multi-cycle-processor multi-cycle-cpu datapath-design
-
Updated
Jun 28, 2024 - Verilog
The design of modules to reduce pipeline Hazards, as well as the MIPS processor architecture. It implements some instruction set, instruction and data memory, 32 general- purpose registers, an Arithmetic Logical Unit (ALU) for basic operation, a forwarding unit and hazards detecting unit.
mips computer-architecture hazard-detection mips-architecture mips32 nirma-university forwarding-unit control-hazards 5-stage-pipelined-processor hazard-mitigation
-
Updated
Oct 27, 2024 - Verilog
Improve this page
Add a description, image, and links to the hazard-detection topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the hazard-detection topic, visit your repo's landing page and select "manage topics."