+
Skip to content
View kisek's full-sized avatar

Block or report kisek

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. rvcore_chip1 rvcore_chip1 Public

    Verilog 2

  2. rvcore_chip2 rvcore_chip2 Public

    RISC-V Processor

    Verilog 1

  3. fpga_arty_a7_dram fpga_arty_a7_dram Public

    This is a DDR3 SDRAM (MT41K128M16JT-125) sample project for Arty A7-35T FPGA board.

    Verilog 1

  4. fpga_a7-lite_led fpga_a7-lite_led Public

    This is an LED blinking example for MicroPhase A7-Lite FPGA board with an XC7A100T (Artix-7) FPGA.

    Tcl

  5. fpga_a7-lite_hdmi fpga_a7-lite_hdmi Public

    This is an HDMI output example for MicroPhase A7-Lite FPGA board with an XC7A100T (Artix-7) FPGA.

    Verilog 1

  6. fpga_a7-lite_uart fpga_a7-lite_uart Public

    This is an UART (Universal Asynchronous Receiver Transmitter) TX (Transmitter from FPGA to PC) example for MicroPhase A7-Lite FPGA board.

    Verilog

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载