Pinned Loading

1. aes-gcm_128-256 aes-gcm_128-256 Public

   Verilog 2

2. aes_core aes_core Public

   Verilog

3. chipyard chipyard Public

   Forked from ucb-bar/chipyard

   An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

   Scala

4. libecc libecc Public

   A cloned of Libecc v0.9.7. Cross-compilation for RISC-V platforms.

   C

5. my-woflssl my-woflssl Public

   A clone from WolfSSL library v5.6.4

   C