+
Skip to content
View TomHuangsrc's full-sized avatar

Block or report TomHuangsrc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. BrianHG-DDR3-Controller BrianHG-DDR3-Controller Public

    Forked from BrianHGinc/BrianHG-DDR3-Controller

    DDR3 Controller v1.60, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.

    SystemVerilog 2

  2. FECON FECON Public

    Verilog 1

  3. PCIe PCIe Public

    PCIe Protocol Implementation

    Verilog 1 3

  4. ZynqMP-FPGA-Linux ZynqMP-FPGA-Linux Public

    Forked from ikwzm/ZynqMP-FPGA-Linux

    FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)

    C 1

  5. axi4lite2uart axi4lite2uart Public

    Forked from JoseIuri/axi4lite2uart

    This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.

    SystemVerilog 1

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载