-
opentitan Public
Forked from lowRISC/opentitanOpenTitan: Open source silicon root of trust
SystemVerilog Apache License 2.0 UpdatedOct 6, 2025 -
asap7_sram_0p0 Public
Forked from The-OpenROAD-Project/asap7_sram_0p0Verilog BSD 3-Clause "New" or "Revised" License UpdatedSep 15, 2025 -
riscv-isa-sim Public
Forked from riscv-software-src/riscv-isa-simSpike, a RISC-V ISA Simulator
C Other UpdatedJul 31, 2025 -
riscv-dv Public
Forked from chipsalliance/riscv-dvRandom instruction generator for RISC-V processor verification
Python Apache License 2.0 UpdatedJul 31, 2025 -
ibex Public
Forked from lowRISC/ibexIbex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
SystemVerilog Apache License 2.0 UpdatedJun 16, 2025 -
cheriot-ibex Public
Forked from lowRISC/cheriot-ibexcheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
SystemVerilog Apache License 2.0 UpdatedMar 24, 2025 -
sonata-system Public
Forked from lowRISC/sonata-systemA full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
SystemVerilog Apache License 2.0 UpdatedMar 21, 2025 -
riscv-dbg Public
Forked from pulp-platform/riscv-dbgRISC-V Debug Support for our PULP RISC-V Cores
SystemVerilog Other UpdatedMar 14, 2025 -
dumpling Public
Forked from pulp-platform/dumplingAn ATE Pattern Generator for PULP chips and JTAG Taps in general
Python Apache License 2.0 UpdatedDec 4, 2024 -
Halide Public
Forked from halide/Halidea language for fast, portable data-parallel computation
C++ Other UpdatedFeb 23, 2024 -
snitch Public
Forked from pulp-platform/snitchLean but mean RISC-V system!
SystemVerilog Apache License 2.0 UpdatedSep 13, 2022 -
-
riscv-opcodes Public
Forked from riscv/riscv-opcodesRISC-V Opcodes
Python Other UpdatedFeb 22, 2022 -
verilator Public
Forked from verilator/verilatorVerilator open-source SystemVerilog simulator and lint system
C++ GNU Lesser General Public License v3.0 UpdatedJan 28, 2021 -
llvm-project Public
Forked from llvm/llvm-projectThe LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github pull requests at this moment. Please submit your patches at…
C++ UpdatedDec 20, 2020 -
SublimeLinter-contrib-verilator Public
Forked from poucotm/SublimeLinter-contrib-verilator👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)
Python MIT License UpdatedDec 8, 2020 -
bender Public
Forked from pulp-platform/benderA dependency management tool for hardware projects.
Rust Apache License 2.0 UpdatedNov 4, 2020 -
riscv-gnu-toolchain Public
Forked from riscv-collab/riscv-gnu-toolchainGNU toolchain for RISC-V, including GCC
C Other UpdatedApr 19, 2020 -
riscv-gcc Public
Forked from riscvarchive/riscv-gccC GNU General Public License v2.0 UpdatedApr 19, 2020 -
fast-wait-free-queue Public
Forked from chaoran/fast-wait-free-queueA benchmark framework for concurrent queue implementations
C MIT License UpdatedApr 4, 2020 -
-
Halide_old_history Public
Forked from halide/Halide_old_historyA snapshot of the Halide repo before deleting legacy branches referencing large files
C++ Other UpdatedAug 10, 2018
{{ message }}