GitHub - RomanchNyaupane/processor_design_practice: This repository contains Verilog RTL implementations of simple processing units. These examples serve as part of my ongoing journey to learn and practice digital design using Verilog HDL. The projects demonstrate fundamental concepts in processor architecture and RTL design.

RomanchNyaupane / processor_design_practice Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

This repository contains Verilog RTL implementations of simple processing units. These examples serve as part of my ongoing journey to learn and practice digital design using Verilog HDL. The projects demonstrate fundamental concepts in processor architecture and RTL design.

0 stars 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 10 Commits
16_bit_processor_arch_1		16_bit_processor_arch_1
16_bit_processor_v2		16_bit_processor_v2
8_bit_RISC_SPM		8_bit_RISC_SPM
8_bit_processor_arch_1		8_bit_processor_arch_1