default search action

combined dblp search
author search
venue search
publication search

ask others

"An Efficient Hardware Accelerator Design for Dynamic Graph Convolutional ..."

Yingnan Zhao et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3649329.3658254

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/Zhao0YL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Zhao0YL24
Yingnan Zhao, Ke Wang, Jiaqi Yang, Ahmed Louri:
An Efficient Hardware Accelerator Design for Dynamic Graph Convolutional Network (DGCN) Inference. DAC 2024: 324:1-324:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.