default search action
ISCAS 2004: Vancouver, BC, Canada - Volume 2
- Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS 2004, Vancouver, BC, Canada, May 23-26, 2004. IEEE 2004, ISBN 0-7803-8251-X
- Deepa Kundur, Yang Zhao, Patrizio Campisi:
A stenographic framework for dual authentication and compression of high resolution imagery. ISCAS (2) 2004: 1-4 - Ivan Lee, Ling Guan:
Content-based image retrieval with automated relevance feedback over distributed peer-to-peer network. ISCAS (2) 2004: 5-8 - Azadeh Kushki, Panagiotis Androutsos, Konstantinos N. Plataniotis, Anastasios N. Venetsanopoulos:
A unified framework for similarity calculation between images. ISCAS (2) 2004: 9-12 - Bong-Ho Lee, So Ra Park, Young Kwon Hahm, Soo In Lee:
An efficient transmission framework of digital multimedia broadcasting (DMB) systems. ISCAS (2) 2004: 13-16 - Qiang Liu, Jenq-Neng Hwang:
A scalable video transmission system using bandwidth inference in congestion control. ISCAS (2) 2004: 17-20 - Ming Sun Fu, Oscar C. Au:
Correlation-based watermarking for halftone images. ISCAS (2) 2004: 21-24 - Yanmei Fang, Jiwu Huang, Shaoquan Wu:
CDMA-based watermarking resisting to cropping. ISCAS (2) 2004: 25-28 - Guorong Xuan, Yun Q. Shi, Zhicheng Ni, Jidong Chen, Chengyun Yang, Yizhan Zhen, Junxiang Zheng:
High capacity lossless data hiding based on integer wavelet transform. ISCAS (2) 2004: 29-32 - Yun Q. Shi, Zhicheng Ni, Dekun Zou, Changyin Liang, Guorong Xuan:
Lossless data hiding: fundamentals, algorithms and applications. ISCAS (2) 2004: 33-36 - Anthony T. S. Ho, Niladri B. Puhan, Pina Marziliano, Anamitra Makur, Yong Liang Guan:
Perception based binary image watermarking. ISCAS (2) 2004: 37-40 - Wei Jiang, Mingjing Li, HongJiang Zhang, Jie Zhou:
Relevance feedback using random subspace method. ISCAS (2) 2004: 41-44 - Tahir Amin, Ling Guan:
Interactive content-based image retrieval using Laplacian mixture model in the wavelet domain. ISCAS (2) 2004: 45-48 - Yinqing Zhao, C.-C. Jay Kuo:
Design issues on request migration for video-on-demand services. ISCAS (2) 2004: 49-52 - Feng Jing, Mingjing Li, HongJiang Zhang, Bo Zhang:
Keyword propagation for image retrieval. ISCAS (2) 2004: 53-56 - Sang Hyun Kim, Rae-Hong Park:
A novel approach to video sequence matching using color and edge features with the modified Hausdorff distance. ISCAS (2) 2004: 57-60 - Keman Yu, Jiang Li, Shipeng Li:
A novel approach to real time multimedia forwarding over heterogeneous networks. ISCAS (2) 2004: 61-64 - Hsiao-Cheng Wei, Yuh-Chou Tsai, Chia-Wen Lin:
Prioritized retransmission for error protection of video streaming over WLANs. ISCAS (2) 2004: 65-68 - Zhi-Wei Gao, Wen-Nung Lie:
Video error concealment by using Kalman-filtering technique. ISCAS (2) 2004: 69-72 - Bontae Koo, Jinkyu Kim, Juhyun Lee, Nak-Woong Eum, Jongdae Kim, Hyunmook Cho:
Channel decoder architecture of OFDM based DMB system. ISCAS (2) 2004: 73-76 - Xiaoan Lu, Thierry Fernaine, Yao Wang:
Modelling power consumption of a H.263 video encoder. ISCAS (2) 2004: 77-80 - Hai Gao, Ping Xue, Weisi Lin:
A new marker-based watershed algorithm. ISCAS (2) 2004: 81-84 - Ching-Ho Chen, Chun-Jen Tsai:
Out-of-loop rate control for video codec hardware/software co-design. ISCAS (2) 2004: 85-88 - Naoki Nitanda, Miki Haseyama, Hideo Kitajima:
An audio-scene cut detection method using fuzzy c-means algorithm for audio-visual indexing. ISCAS (2) 2004: 89-92 - Ming-Chieh Chi, Mei-Juan Chen, Ching-Ting Hsu:
Region-of-Interest video coding by fuzzy control for H.263+ standard. ISCAS (2) 2004: 93-96 - Ko-Cheung Hui, Wan-Chi Siu, Yui-Lam Chan:
New adaptive partial distortion search using clustered pixel matching error characteristic. ISCAS (2) 2004: 97-100 - Shi-Lin Wang, Wing Hong Lau, Shu Hung Leung, H. Yan:
A real-time automatic lipreading system. ISCAS (2) 2004: 101-104 - Hong Lu, Zhenyan Li, Yap-Peng Tan:
Model-based video scene clustering with noise analysis. ISCAS (2) 2004: 105-108 - Guang Dai, Yuntao Qian:
Face recognition with the robust feature extracted by the generalized Foley-Sammon transform. ISCAS (2) 2004: 109-112 - Cenk Demiroglu, David V. Anderson:
Two-sensor noise robust ASR with missing frames for Aurora2 task. ISCAS (2) 2004: 113-116 - Prem Kuchi, Sethuraman Panchanathan:
Intrinsic mode functions for gait recognition. ISCAS (2) 2004: 117-120 - Rastislav Lukac, Konstantinos N. Plataniotis:
A new CFA interpolation technique for single-sensor digital cameras. ISCAS (2) 2004: 121-124 - Shaoxiong Hua, Gang Qu:
QoS-driven scheduling for multimedia applications. ISCAS (2) 2004: 125-128 - Nelson Yen-Chung Chang, Kun-Bin Lee, Chein-Wei Jen:
Trace-path analysis and performance estimation for multimedia application in embedded system. ISCAS (2) 2004: 129-132 - Jinghong Zheng, Lap-Pui Chau:
A temporal error concealment algorithm for H.264 using Lagrange interpolation. ISCAS (2) 2004: 133-136 - Chang-Hyo Yu, Lee-Sup Kim:
An adaptive spatial filter for early depth test. ISCAS (2) 2004: 137-140 - Kuan-Hung Chen, Jiun-In Guo, Jinn-Shyan Wang, Ching-Wei Yeh, Tien-Fu Chen:
A power-aware IP core design for the variable-length DCT/IDCT targeting at MPEG4 shape-adaptive transforms. ISCAS (2) 2004: 141-144 - Hae-Yong Kang, Kyung-Ah Jeong, Jung-Yang Bae, Young-Su Lee, Seung-Ho Lee:
MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller. ISCAS (2) 2004: 145-148 - Yueh-Yi Wang, Yan-Tsung Peng, Chun-Jen Tsai:
VLSI architecture design of motion estimator and in-loop filter for MPEG-4 AVC/H.264 encoders. ISCAS (2) 2004: 149-152 - Donghyun Kim, Lee-Sup Kim:
Division-free rasterizer for perspective-correct texture filtering. ISCAS (2) 2004: 153-156 - Li-Hsun Chen, Oscal T.-C. Chen, Teng-Yi Wang, Chi-Lung Wang:
An adaptive DSP processor for high-efficiency computing MPEG-4 video encoder. ISCAS (2) 2004: 157-160 - Peter H. W. Wong, Andy Chang, Oscar C. Au:
On improving the iterative watermark embedding technique for JPEG-to-JPEG watermarking. ISCAS (2) 2004: 161-164 - Alexia Giannoula, Dimitrios Hatzinakos:
Data hiding for multimodal biometric recognition. ISCAS (2) 2004: 165-168 - Chun-Shien Lu:
On the security of structural information extraction/embedding for images. ISCAS (2) 2004: 169-172 - Jie Chen, Hongxun Yao, Wen Gao, Shaohui Liu:
A robust watermarking method based on wavelet and Zernike transform. ISCAS (2) 2004: 173-176 - Yazhou Liu, Wen Gao, Hongxun Yao, Shaohui Liu:
A texture-based tamper detection scheme by fragile watermark. ISCAS (2) 2004: 177-180 - Muhammad Waqas Bhatti, Yongjin Wang, Ling Guan:
A neural network approach for human emotion recognition in speech. ISCAS (2) 2004: 181-184 - Ji Tao, Yap-Peng Tan:
A probabilistic reasoning approach to closed-room people monitoring. ISCAS (2) 2004: 185-188 - Nikolaos D. Doulamis, Pavlos S. Georgilakis:
Adaptive multimedia content personalization. ISCAS (2) 2004: 189-192 - Naixiang Lian, Yap-Peng Tan:
Probabilistic approach to K-nearest neighbor video retrieval. ISCAS (2) 2004: 193-196 - Shi Lu, Michael R. Lyu, Irwin King:
Video summarization by spatial-temporal graph optimization. ISCAS (2) 2004: 197-200 - Lihang Ying, Anup Basu, Satish K. Tripathi:
Multi-server optimal bandwidth monitoring for collaborative distributed retrieval. ISCAS (2) 2004: 201-204 - Dong Wang, Cedric Nishan Canagarajah, David W. Redmill, David R. Bull:
Multiple description video coding based on zero padding. ISCAS (2) 2004: 205-208 - Kitae Nahm, C.-C. Jay Kuo:
Low-variance TCP-friendly throughput estimation for congestion control of layered video multicast. ISCAS (2) 2004: 209-212 - Ching-Ting Hsu, Mei-Juan Chen, Chin-Hui Huang:
High performance spatial-temporal de-interlacing technique using interfield information. ISCAS (2) 2004: 213-216 - Jie Chen, Tiejun Lv, Haitao Zheng:
Cross-layer design for QoS wireless communications. ISCAS (2) 2004: 217-220 - Jui-Cheng Yen, Hun-Chen Chen, Shin-Shian Jou:
A new cryptographic system and its VLSI implementation. ISCAS (2) 2004: 221-224 - Bing-Fei Wu, Chung-Fu Lin:
Analysis and architecture design for high performance JPEG2000 coprocessor. ISCAS (2) 2004: 225-228 - Mladen Panovic, Andreas Demosthenous:
A compact block-matching cell for analogue motion estimation processors. ISCAS (2) 2004: 229-232 - Yeong-Kang Lai, Lien-Fei Chen:
A performance-driven configurable motion estimator for full-search block-matching algorithm. ISCAS (2) 2004: 233-236 - Mohammed Sayed, Wael M. Badawy:
A novel embedded memory architecture for real-time mesh-based motion estimation. ISCAS (2) 2004: 237-240 - Deepak N. Agarwal, Sumitkumar N. Pamnani, Gang Qu, Donald Yeung:
Transferring performance gain from software prefetching to energy reduction. ISCAS (2) 2004: 241-244 - Andrea Gerosa, Andrea Neviani:
A low-power decimation filter for a sigma-delta converter based on a power-optimized sinc filter. ISCAS (2) 2004: 245-248 - Juang-Ying Chueh, Conrad H. Ziesler, Marios C. Papaefthymiou:
Empirical evaluation of timing and power in resonant clock distribution. ISCAS (2) 2004: 249-252 - Yi-Chen Tseng, Chien-Ching Lin, Hsie-Chia Chang, Chen-Yi Lee:
A power and area efficient multi-mode FEC processor. ISCAS (2) 2004: 253-256 - David J. Willingham, Izzet Kale:
Asynchronous, quasi-Adiabatic (Asynchrobatic) logic for low-power very wide data width applications. ISCAS (2) 2004: 257-260 - Takayuki Onishi, Mitsuo Ikeda, Jiro Naganuma, Makoto Endo, Yoshiyuki Yashima:
A distributed TS-MUX architecture for multi-chip extension beyond the HDTV level. ISCAS (2) 2004: 261-264 - Faycal Bensaali, Abbes Amira, Ahmed Bouridane:
An efficient architecture for color space conversion using Distributed Arithmetic. ISCAS (2) 2004: 265-268 - Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, Liang-Gee Chen:
Hardware architecture design for H.264/AVC intra frame coder. ISCAS (2) 2004: 269-272 - Tung-Chien Chen, Yu-Wen Huang, Liang-Gee Chen:
Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture. ISCAS (2) 2004: 273-276 - Christoph Saas, Artur Wróblewski, Josef A. Nossek:
Low-power DA-converters for display applications using stepwise charging and charge recovery. ISCAS (2) 2004: 277-280 - Henrik Eriksson, Per Larsson-Edefors:
Glitch-conscious low-power design of arithmetic circuits. ISCAS (2) 2004: 281-284 - Tomoyuki Yamanaka, Vasily G. Moshnyaga:
Reducing multiplier energy by data-driven voltage variation. ISCAS (2) 2004: 285-288 - Michael M. Yang, James A. Barby:
A novel fast low voltage dynamic threshold true single phase clocking adiabatic circuit. ISCAS (2) 2004: 289-292 - Hung-Wei Chen, Wen-Cheng Yen:
A low power and fast wake up circuit. ISCAS (2) 2004: 293-296 - Hafijur Rahman, Chaitali Chakrabarti:
A leakage estimation and reduction technique for scaled CMOS logic circuits considering gate-leakage. ISCAS (2) 2004: 297-300 - Ching-Yeh Chen, Shao-Yi Chien, Wei-Min Chao, Yu-Wen Huang, Liang-Gee Chen:
Hardware architecture for global motion estimation for MPEG-4 Advanced Simple Profile. ISCAS (2) 2004: 301-304 - Kun-Bin Lee, Hao-Yun Chin, Hui-Cheng Hsu, Chein-Wei Jen:
QME: an efficient subsampling-based block matching algorithm for motion estimation. ISCAS (2) 2004: 305-308 - Arindam Basu, Ashis Kumar Mal, Anindya Sundar Dhar:
Digital controlled analog architecture for DCT and DST using capacitor switching. ISCAS (2) 2004: 309-312 - Siou-Shen Lin, Po-Chih Tseng, Liang-Gee Chen:
Low-power parallel tree architecture for full search block-matching motion estimation. ISCAS (2) 2004: 313-316 - Kun-Bin Lee, Jih-Yiing Lin, Chein-Wei Jen:
A fast dual symbol context-based arithmetic coding for MPEG-4 shape coding. ISCAS (2) 2004: 317-320 - Siu-Kei Wong, Chi-Ying Tsui:
Dynamic reconfigurable bus encoding scheme for reducing the energy consumption of deep sub-micron instruction bus. ISCAS (2) 2004: 321-324 - Maged Ghoneima, Yehea I. Ismail:
Low power coupling-based encoding for on-chip buses. ISCAS (2) 2004: 325-328 - Tien-Fu Chen, Tsung-Ming Hsieh, Chun-Li Wei:
Unified bus encoding by stream reconstruction with variable strides. ISCAS (2) 2004: 329-332 - Abdullah Mamun, Rajendra S. Katti:
A new parallel architecture for low power linear feedback shift registers. ISCAS (2) 2004: 333-336 - Cheng-Hung Liu, Bai-Jue Shieh, Chen-Yi Lee:
A low-power group-based VLD design. ISCAS (2) 2004: 337-340 - Yu-Lin Chang, Shyh-Feng Lin, Liang-Gee Chen:
Extended intelligent edge-based line average with its implementation and test method. ISCAS (2) 2004: 341-344 - Amine Bermak, Farid Boussaïd, Abdesselam Bouzerdoum:
A low power current-mode pixel with on-chip FPN cancellation and digital shutter. ISCAS (2) 2004: 345-348 - Hideo Yamasaki, Tadashi Shibata:
A real-time VLSI median filter employing two-dimensional bit-propagating architecture. ISCAS (2) 2004: 349-352 - Po-Chih Tseng, Chao-Tsung Huang, Liang-Gee Chen:
Reconfigurable discrete cosine transform processor for object-based video signal processing. ISCAS (2) 2004: 353-356 - Sven Simon, Matthias Müller, Holger Gryska, Andreas Wortmann, Steffen Buch:
An instruction set for the efficient implementation of the CORDIC algorithm. ISCAS (2) 2004: 357-360 - Kimish Patel, Enrico Macii, Massimo Poncino:
Energy-performance tradeoffs for the shared memory in multi-processor systems-on-chip. ISCAS (2) 2004: 361-364 - Rajendra S. Katti, Xiaoyu Ruan:
Left-to-right binary signed-digit recoding for elliptic curve cryptography. ISCAS (2) 2004: 365-368 - Yuejian Wu:
Low power decoding of BCH codes. ISCAS (2) 2004: 369-372 - Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Rumana Nazmul, Md. Anwarul Haque, Ahsan Raja Chowdhury:
A heuristic approach to synthesize Boolean functions using TANT network. ISCAS (2) 2004: 373-376 - Mario Steinert, Stefano Marsili:
Power consumption optimization for low latency Viterbi Decoder. ISCAS (2) 2004: 377-380 - Hyun-Yong Lee, In-Cheol Park:
A fast Reed-Solomon Product-Code decoder without redundant computations. ISCAS (2) 2004: 381-384 - Sung Dae Kim, Sug Hyun Jeong, Myung Hoon Sunwoo, Kyung Ho Kim:
Novel bit manipulation unit for communication digital signal processors. ISCAS (2) 2004: 385-388 - Hao Zhong, Tong Zhang:
Joint code-encoder-decoder design for LDPC coding system VLSI implementation. ISCAS (2) 2004: 389-392 - Hsie-Chia Chang, Chien-Ching Lin, Tien-Yuan Hsiao, Jieh-Tsorng Wu, Ta-Hui Wang:
Multi-level memory systems using error control codes. ISCAS (2) 2004: 393-396 - Se-Hyeon Kang, In-Cheol Park:
Memory-based low density parity check code decoder architecture using loosely coupled two data-flows. ISCAS (2) 2004: 397-400 - Jinn-Shyan Wang, Shang-Jyh Shieh, Ching-Wei Yeh, Yuan-Hsun Yeh:
Pseudo-footless CMOS domino logic circuits for high-performance VLSI designs. ISCAS (2) 2004: 401-404 - Masaaki Iijima, Katsuya Fujita, Kazuki Fukuoka, Masahiro Numa, Keisuke Yamamoto, Kengo Takata:
A technique for high-speed circuits on SOI using look-ahead type active body bias control. ISCAS (2) 2004: 405-408 - Baohua Wang, Pinaki Mazumder:
Fast thermal analysis for VLSI circuits via semi-analytical Green's function in multi-layer materials. ISCAS (2) 2004: 409-412 - Walid Elgharbawy, Magdy A. Bayoumi:
B-DTNMOS: a novel bulk dynamic threshold NMOS scheme. ISCAS (2) 2004: 413-416 - Volkan Kursun, Eby G. Friedman:
Energy efficient dual threshold voltage dynamic circuits employing sleep switches to minimize subthreshold leakage. ISCAS (2) 2004: 417-420 - Christophe Layer, Hans-Jörg Pfleiderer, Christoph Heer:
A scalable compact architecture for the computation of integer binary logarithms through linear approximation. ISCAS (2) 2004: 421-424 - Magnus Karlsson, Mark Vesterbacka, Wlodek Kulesza:
A method for increasing the throughput of fixed coefficient digit-serial/parallel multipliers. ISCAS (2) 2004: 425-428 - Shaoqiang Bi, Wei Wang, Asim J. Al-Khalili:
Modulo deflation in (2n+1, 2n, 2n-1) converters. ISCAS (2) 2004: 429-432 - Mark G. Arnold:
Geometric-mean interpolation for logarithmic number systems. ISCAS (2) 2004: 433-436 - Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang:
A low power 16-bit Booth Leapfrog array multiplier using Dynamic Adders. ISCAS (2) 2004: 437-440 - Aydin O. Balkan, Gang Qu, Uzi Vishkin:
Arbitrate-and-move primitives for high throughput on-chip interconnection networks. ISCAS (2) 2004: 441-444 - Marcin Jeske, Grzegorz Blakiewicz, Malgorzata Chrzanowska-Jeske, Benyi Wang:
Substrate noise-aware floorplanning for mixed-signal SOCs. ISCAS (2) 2004: 445-448 - Sumant Bhutoria, Chaitali Chakrabarti:
Parameterized SoC design for portable systems. ISCAS (2) 2004: 449-452 - Taek-Jun Kwon, Joong-Seok Moon, Jeff Sondeen, Jeffrey T. Draper:
A 0.18 µm implementation of a floating-point unit for a processing-in-memory system. ISCAS (2) 2004: 453-456 - Aleksandar Pance, Madan Mohan, Paul Master:
Power-aware implementation of ASIC/SOC in 0.13 micron CMOS technology. ISCAS (2) 2004: 457-460 - Henrik Eriksson, Per Larsson-Edefors:
Dynamic pass-transistor dot operators for efficient parallel-prefix adders. ISCAS (2) 2004: 461-464 - Massimo Alioto, Gaetano Palumbo, Massimo Poli:
A gate-level strategy to design Carry Select Adders. ISCAS (2) 2004: 465-468 - Kenny Johansson, Oscar Gustafsson, Lars Wanhammar:
Switching activity in bit-serial constant-coefficient multipliers. ISCAS (2) 2004: 469-472 - Oscar Gustafsson, Andrew G. Dempster, Lars Wanhammar:
Multiplier blocks using carry-save adders. ISCAS (2) 2004: 473-476 - Ramyanshu Datta, Jacob A. Abraham, Robert K. Montoye, Wendy Belluomini, Hung C. Ngo, Chandler McDowell, Jente B. Kuang, Kevin J. Nowka:
A low latency and low power dynamic Carry Save Adder. ISCAS (2) 2004: 477-480 - Edgar F. M. Albuquerque, Manuel M. Silva:
An experimental comparison of substrate noise generated by CMOS and by low-noise digital circuits. ISCAS (2) 2004: 481-484 - Husni M. Habal, Terri S. Fiez, Kartikeya Mayaram:
An accurate and efficient estimation of switching noise in synchronous digital circuits. ISCAS (2) 2004: 485-488 - Fernando Mendoza-Hernandez, Mónico Linares Aranda, Víctor H. Champac Vilela:
An improved technique to increase noise-tolerance in dynamic digital circuits. ISCAS (2) 2004: 489-492 - Fernando Mendoza-Hernandez, Mónico Linares Aranda, Víctor H. Champac Vilela:
The noise immunity of dynamic digital circuits with technology scaling. ISCAS (2) 2004: 493-496 - Omar Hafiz, Pinhong Chen, Janet Meiling Wang:
A new non-iterative model for switching window computation with crosstalk noise. ISCAS (2) 2004: 497-500 - Keshab K. Parhi:
Novel pipelining of MSB-first add-compare select unit structure for Viterbi decoders. ISCAS (2) 2004: 501-504 - Ruwan N. S. Ratnayake, Gu-Yeon Wei, Aleksandar Kavcic:
Pipelined parallel architecture for high throughput MAP detectors. ISCAS (2) 2004: 505-508 - Yuping Zhang, Keshab K. Parhi:
Parallel Turbo decoding. ISCAS (2) 2004: 509-512 - Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Yin-Tsung Hwang, Jun-Hong Chen, Hsin-Fu Lo:
VLSI architecture exploration for sliding-window Log-MAP decoders. ISCAS (2) 2004: 513-516 - Wing-Kin Chan, Chiu-sing Choy, Cheong-Fat Chan, Kong-Pang Pun:
An asynchronous SOVA decoder for wireless communication application. ISCAS (2) 2004: 517-520 - Junmou Zhang, Eby G. Friedman:
Decoupling technique and crosstalk analysis for coupled RLC interconnects. ISCAS (2) 2004: 521-524 - Maged Ghoneima, Yehea I. Ismail:
Effect of relative delay on the dissipated energy in coupled interconnects. ISCAS (2) 2004: 525-528 - Junmou Zhang, Eby G. Friedman:
Effect of shield insertion on reducing crosstalk noise between coupled interconnects. ISCAS (2) 2004: 529-532 - Anand Pappu, Alyssa B. Apsel:
Electrical isolation and fanout in intra-chip optical interconnects. ISCAS (2) 2004: 533-536 - Bassel Soudan:
Managing inductive coupling in wide signal busses. ISCAS (2) 2004: 537-40 - Refik Sever, A. Neslin Ismailoglu, Yusuf Çagatay Tekmen, Murat Askar:
A high speed ASIC implementation of the Rijndael algorithm. ISCAS (2) 2004: 541-544 - Thilo Pionteck, Thorsten Staake, Thomas Stiefmeier, Lukusa D. Kabulepa, Manfred Glesner:
Design of a reconfigurable AES encryption/decryption engine for mobile terminals. ISCAS (2) 2004: 545-548 - Paris Kitsos, Michalis D. Galanis, Odysseas G. Koufopavlou:
High-speed hardware implementations of the KASUMI block cipher. ISCAS (2) 2004: 549-552 - Nick A. Moldovyan, Michael A. Eremeev, Nicolas Sklavos, Odysseas G. Koufopavlou:
New class of the FPGA efficient cryptographic primitives. ISCAS (2) 2004: 553-556 - Soner Yesil, A. Neslin Ismailoglu, Yusuf Çagatay Tekmen, Murat Askar:
Two fast RSA implementations using high-radix montgomery algorithm. ISCAS (2) 2004: 557-560 - Gordon Allan, John Knight:
Low complexity digital PLL for instant acquisition CDR. ISCAS (2) 2004: 561-564 - Amer H. Atrash, Brian Butka:
A technique to deskew differential PCB traces. ISCAS (2) 2004: 565-568 - Xiong Liu, Alan N. Willson Jr.:
A new interpolated symbol timing recovery method. ISCAS (2) 2004: 569-572 - Shih-Lun Chen, Ming-Dou Ker:
A new Schmitt trigger circuit in a 0.13 µm 1/2.5 V CMOS process to receive 3.3 V input signals. ISCAS (2) 2004: 573-576 - Che-Hao Chuang, Ming-Dou Ker:
Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-µm CMOS technology. ISCAS (2) 2004: 577-580 - Wim J. C. Melis, Peter Y. K. Cheung, Wayne Luk:
Autonomous Memory Block for reconfigurable computing. ISCAS (2) 2004: 581-584 - Volnei A. Pedroni:
Compact Hamming-Comparator-based rank order filter for digital VLSI and FPGA implementations. ISCAS (2) 2004: 585-588 - Tyson S. Hall, Christopher M. Twigg, Paul E. Hasler, David V. Anderson:
Application performance of elements in a floating-gate FPAA. ISCAS (2) 2004: 589-592 - Pei-Yung Hsiao, Chun-Ho Hua, Chien-Chen Lin:
A novel FPGA architectural implementation of pipelined thinning algorithm. ISCAS (2) 2004: 593-596 - Shuenn-Shyang Wang, Wan-Sheng Ni:
An efficient FPGA implementation of advanced encryption standard algorithm. ISCAS (2) 2004: 597-600 - Magdy A. El-Moursy, Eby G. Friedman:
Exponentially tapered H-tree clock distribution networks. ISCAS (2) 2004: 601-604 - Behzad Mesgarzadeh, Christer Svensson, Atila Alvandpour:
A new mesochronous clocking scheme for synchronization in SoC. ISCAS (2) 2004: 605-608 - Matthias Müller, Andreas Wortmann, Sven Simon, Michael Kugel, Tim Schoenauer:
The impact of clock gating schemes on the power dissipation of synthesizable register files. ISCAS (2) 2004: 609-612 - Kazuki Fukuoka, Masaaki Iijima, Kenji Hamada, Masahiro Numa, Akira Tada:
Leakage power reduction for clock gating scheme on PD-SOI. ISCAS (2) 2004: 613-616 - Baris Taskin, Ivan S. Kourtev:
Time borrowing and clock skew scheduling effects on multi-phase level-sensitive circuits. ISCAS (2) 2004: 617-620 - Ming-Chih Hsieh, Zheng-Hong Wang, Hongchin Lin, Yen-Tai Lin:
A new dual pumping circuit without body effects for low supply voltage. ISCAS (2) 2004: 621-624 - Ferdinando Bedeschi, Edoardo Bonizzoni, Osama Khouri, Claudio Resta, Guido Torelli:
A fully symmetrical sense amplifier for non-volatile memories. ISCAS (2) 2004: 625-608 - Kuo-Hsing Cheng, Chia-Hung Wei, Shu-Yu Jiang:
Static divided word matching line for low-power Content Addressable Memory design. ISCAS (2) 2004: 629-632 - Nitin Mohan, Manoj Sachdev:
Low power dual matchline ternary content addressable memory. ISCAS (2) 2004: 633-636 - Anna Labbé, Annie Pérez, Jean-Michel Portal:
Efficient hardware implementation of a CRYPTO-MEMORY based on AES algorithm and SRAM architecture. ISCAS (2) 2004: 637-640 - Massimo Alioto, Ada Fort, Luca Pancioni, Santina Rocchi, Valerio Vignoli:
Positive-Feedback Source-Coupled Logic: a delay model. ISCAS (2) 2004: 641-644 - Tin Wai Kwan, Maitham Shams:
Multi-GHz energy-efficient asynchronous pipelined circuits in MOS Current Mode Logic. ISCAS (2) 2004: 645-648 - Avni Morgül, Turgay Temel:
A new level restoration circuit for multi-valued logic. ISCAS (2) 2004: 649-652 - Shahnam Khabiri, Maitham Shams:
Implementation of MCML universal logic gate for 10 GHz-range in 0.13 µm CMOS technology. ISCAS (2) 2004: 653-656 - Alessandro Cabrini, Rino Micheloni, Osama Khouri, Stefano Gregori, Guido Torelli:
High input range sense comparator for multilevel Flash memories. ISCAS (2) 2004: 657-660 - Hamid Mahmoodi-Meimand, Kaushik Roy:
Dual-edge triggered level converting flip-flops. ISCAS (2) 2004: 661-664 - Yu-Yin Sung, Robert C. Chang:
A novel CMOS double-edge triggered flip-flop for low-power applications. ISCAS (2) 2004: 665-668 - Peiyi Zhao, Pradeep Kumar Golconda, Magdy A. Bayoumi:
Contention reduced/conditional discharge flip-flops for level conversion in CVS systems. ISCAS (2) 2004: 669-672 - Arkadiy Morgenshtein, Alexander Fish, Israel A. Wagner:
An efficient implementation of D-Flip-Flop using the GDI technique. ISCAS (2) 2004: 673-676 - Hamid Mahmoodi-Meimand, Kaushik Roy:
Data-retention flip-flops for power-down applications. ISCAS (2) 2004: 677-680 - Mohammad H. Tehranipour, Mehrdad Nourani, Karim Arabi, Ali Afzali-Kusha:
Mixed RL-Huffman encoding for power reduction and data compression in scan test. ISCAS (2) 2004: 681-684 - Kevin Peterson, Yvon Savaria:
Assertion-based on-line verification and debug environment for complex hardware systems. ISCAS (2) 2004: 685-688 - Nisar Ahmed, Mohammad H. Tehranipour, Mehrdad Nourani:
Low power pattern generation for BIST architecture. ISCAS (2) 2004: 689-692 - Sangjin Hong, Miodrag Bolic, Petar M. Djuric:
A design complexity comparison method for loop-based signal processing algorithms: particle filters. ISCAS (2) 2004: 693-696 - Isa Servan Uzun, Abbes Amira, Ahmed Bouridane:
An efficient architecture for 1-D discrete biorthogonal wavelet transform. ISCAS (2) 2004: 697-700 - Ching-Hua Wen, Huai-Yi Hsu, Hung Yang Ko, An-Yeu Wu:
Least squares approximation-based ROM-free direct digital frequency synthesizer. ISCAS (2) 2004: 701-704 - Malinky Ghosh, Lakshmi S. J. Chimakurthy, Foster F. Dai, Richard C. Jaeger:
A novel DDS architecture using nonlinear ROM addressing with improved compression ratio and quantisation noise. ISCAS (2) 2004: 705-708 - Sung-Won Lee, In-Cheol Park:
Quadrature direct digital frequency synthesis using fine-grain angle rotation. ISCAS (2) 2004: 709-712 - Koushik Maharatna, Alfonso Troya, Milos Krstic, Eckhard Grass, Ulrich Jagdhold:
A CORDIC like processor for computation of arctangent and absolute magnitude of a vector. ISCAS (2) 2004: 713-716 - Ming-Dou Ker, Kun-Hsien Lin:
ESD protection design for IC with power-down-mode operation. ISCAS (2) 2004: 717-720 - Mihail Petrov, Tudor Murgan, Abdulfattah Mohammad Obeid, Cristian Chitu, Peter Zipf, Jörg Brakensiek, Manfred Glesner:
Dynamic power optimization of the trace-back process for the Viterbi algorithm. ISCAS (2) 2004: 721-724 - Gian Carlo Cardarilli, Andrea Del Re, Alberto Nannarelli, Marco Re:
Low-power implementation of polyphase filters in Quadratic Residue Number system. ISCAS (2) 2004: 725-728 - Quoc-Hoang Duong, Trung-Kien Nguyen, Sang-Gug Lee:
Ultra low-voltage low-power exponential voltage-mode circuit with tunable output range. ISCAS (2) 2004: 729-732 - Sangjin Hong, Shu-Shin Chin, Magesh Sadasivam:
Glitching power reduction through supply voltage adaptation mechanism for low power array structure design. ISCAS (2) 2004: 733-736 - Suh Ho Lee, Seon Wook Kim, Suki Kim:
Implementation of a low power motion detection camera processor using a CMOS Image Sensor. ISCAS (2) 2004: 737-740 - Hwang-Cherng Chow, Shu-Hsien Chang:
High performance sense amplifier circuit for low power SRAM applications. ISCAS (2) 2004: 741-744 - Mindaugas Drazdziulis, Per Larsson-Edefors:
Evaluation of power cut-off techniques in the presence of gate leakage. ISCAS (2) 2004: 745-748 - Sabino Salerno, Enrico Macii, Massimo Poncino:
Crosstalk energy reduction by temporal shielding. ISCAS (2) 2004: 749-752 - Cheong Kun, Shaolei Quan, Andrew Mason:
A power-optimized 64-bit priority encoder utilizing parallel priority look-ahead. ISCAS (2) 2004: 753-756 - Yongjun Xu, Zuying Luo, Xiaowei Li:
A maximum total leakage current estimation method. ISCAS (2) 2004: 757-760 - Tsung-Han Tsai, Shih-Way Huang, Yi-Wen Wang:
Architecture design of MDCT-based psychoacoustic model co-processor in MPEG advanced audio coding. ISCAS (2) 2004: 761-764 - Minyi Fu, Graham A. Jullien, Vassil S. Dimitrov, Majid Ahmadi:
A low-power DCT IP core based on 2D algebraic integer encoding. ISCAS (2) 2004: 765-768 - Rei-Chin Ju, Jia-Wei Chen, Jiun-In Guo, Tien-Fu Chen:
A parameterized power-aware IP core generator for the 2-D 8×8 DCT/IDCT. ISCAS (2) 2004: 769-772 - Kai Huang, Fan-Min Li, Pei-Ling Shen, An-Yeu Wu:
VLSI design of dual-mode Viterbi/turbo decoder for 3GPP. ISCAS (2) 2004: 773-776 - Kun-Bin Lee, Hui-Cheng Hsu, Chein-Wei Jen:
A cost-effective MPEG-4 shape-adaptive DCT with auto-aligned transpose memory organization. ISCAS (2) 2004: 777-780 - Ge Yang, Seong-Ook Jung, Kwang-Hyun Baek, Soo Hwan Kim, Suki Kim, Sung-Mo Kang:
A low-power 1.85 GHz 32-bit carry lookahead adder using Dual Path All-N-Logic. ISCAS (2) 2004: 781-784 - Venkat Srinivasan, Dong Sam Ha, Jos Sulistyo:
Gigahertz-range MCML multiplier architectures. ISCAS (2) 2004: 785-788 - Wenjing Zhang, Graham A. Jullien, Vassil S. Dimitrov:
A programmable base 2D-LNS MAC with self-generated look-up tables. ISCAS (2) 2004: 789-792 - Masahiro Sakamoto, Shuusaku Mizukami, Daisuke Hamano, Hisato Fujisaka:
A design of 4-operand redundant binary parallel adder using neuron MOS. ISCAS (2) 2004: 793-796 - Michael Chappell, Alistair McEwan:
A low power high speed accumulator for DDFS applications. ISCAS (2) 2004: 797-800 - Artur Wróblewski, Marek Wróblewski, Christoph Saas, Josef A. Nossek:
Reduced binary tree FIR Filters. ISCAS (2) 2004: 801-804 - Rui Min, Wen-Ben Jone, Yiming Hu:
Phased tag cache: an efficient low power cache system. ISCAS (2) 2004: 805-808 - Prasanna Balasundaram, Karthik Vaidyanathan, Andrew Mason:
Microsystem controller for sensor network control and data correction. ISCAS (2) 2004: 809-812 - Jameel Ahmed, Chaitali Chakrabarti:
A dynamic task scheduling algorithm for battery powered DVS systems. ISCAS (2) 2004: 813-816 - Adrian Burian, Jarmo Takala:
VLSI-efficient implementation of full adder-based median filter. ISCAS (2) 2004: 817-820 - Hung-Yueh Lin, Tay-Jyi Lin, Chie-Min Chao, Yen-Chin Liao, Chih-Wei Liu, Chein-Wei Jen:
Static floating-point unit with implicit exponent tracking for embedded DSP. ISCAS (2) 2004: 821-824 - Ashis Kumar Mal, Arindam Basu, Anindya Sundar Dhar:
Sampled analog architecture for DCT and DST. ISCAS (2) 2004: 825-828 - Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen:
B-spline factorization-based architecture for inverse discrete wavelet transform. ISCAS (2) 2004: 829-832 - Chung-Ping Hung, Sau-Gee Chen, Kun-Lung Chen:
Design of an efficient variable-length FFT processor. ISCAS (2) 2004: 833-836 - Jin-Hua Hong, Bin-Yan Tsai, Liang-Te Lu, Shao-Hui Shieh:
A novel radix-4 bit-level modular multiplier for fast RSA cryptosystem. ISCAS (2) 2004: 837-840 - Bin Cao, Thambipillai Srikanthan, Chip-Hong Chang:
Design of residue-to-binary converter for a new 5-moduli superset residue number system. ISCAS (2) 2004: 841-844 - Byung-Do Yang, Lee-Sup Kim:
An error pattern ROM compression method for continuous data. ISCAS (2) 2004: 845-848 - Apostolos P. Fournaris, Odysseas G. Koufopavlou:
GF(2K) multipliers based on Montgomery Multiplication Algorithm. ISCAS (2) 2004: 849-852 - Takashi Hisakado, Hiroyoshi Iketo, Kohshi Okumura:
Logically reversible arithmetic circuit using pass-transistor. ISCAS (2) 2004: 853-856 - Henning Gundersen, Yngvar Berg:
Max and min functions using Multiple-Valued Recharged Semi-Floating Gate circuits. ISCAS (2) 2004: 857-860 - Luis-Fortino Cisneros-Sinencio, Alejandro Díaz-Sánchez, Jaime Ramírez-Angulo:
A novel serial multiplier using floating-gate transistors. ISCAS (2) 2004: 861-864 - Quoc-Hoang Duong, Trung-Kien Nguyen, Sang-Gug Lee:
CMOS exponential current-to-voltage circuit based on newly proposed approximation method. ISCAS (2) 2004: 865-868 - Vasanth Kakani, Foster F. Dai, Richard C. Jaeger:
Delay analysis and optimal biasing for high speed low power Current Mode Logic circuits. ISCAS (2) 2004: 869-872 - Young-Jun Lee, Yong-Bin Kim:
A fast and precise interconnect capacitive coupling noise model. ISCAS (2) 2004: 873-876 - Yongquan Fan, Zeljko Zilic:
A novel scheme of implementing high speed AWGN communication channel emulators in FPGAs. ISCAS (2) 2004: 877-880 - Kwang-Il Oh, Lee-Sup Kim:
A high performance low power dynamic PLA with conditional evaluation scheme. ISCAS (2) 2004: 881-884 - Steven J. E. Wilton, Christopher W. Jones, Julien Lamoureux:
An embedded flexible content-addressable memory core for inclusion in a Field-Programmable Gate Array. ISCAS (2) 2004: 885-888 - Chiu-Wah Ng, Tung-Sang Ng, Kun-Wah Yip:
A unified architecture of MD5 and RIPEMD-160 hash algorithms. ISCAS (2) 2004: 889-892 - Paris Kitsos, Odysseas G. Koufopavlou:
Whirlpool hash function: architecture and VLSI implementation. ISCAS (2) 2004: 893-896 - Alejandro Martínez-Ramírez, Alejandro Díaz-Sánchez, Mónico Linares Aranda, Javier Vega-Pineda:
An architecture for fractal image compression using quad-tree multiresolution. ISCAS (2) 2004: 897-900 - Wai-Chi Fang, Michael Y. Jin:
On board processor development for NASA's spaceborne imaging radar with VLSI system-on-chip technology. ISCAS (2) 2004: 901-904 - Dan Crisu, Stamatis Vassiliadis, Sorin Cotofana, Petri Liuha:
Low cost and latency embedded 3D graphics reciprocation. ISCAS (2) 2004: 905-908 - Mircea R. Stan:
Systolic counters with unique zero state. ISCAS (2) 2004: 909-912 - Natalia Kazakova, Martin Margala, Nelson G. Durdle:
Sobel edge detection processor for a real-time volume rendering system. ISCAS (2) 2004: 913-916 - Volkan Kursun, Eby G. Friedman:
Forward body biased keeper for enhanced noise immunity in domino logic circuits. ISCAS (2) 2004: 917-920 - Christine Kwong, Bhaskar Chatterjee, Manoj Sachdev:
Modeling and designing energy-delay optimized wide domino circuits. ISCAS (2) 2004: 921-924 - Yi-Ming Wang, Jinn-Shyan Wang:
An all-digital 50% duty-cycle corrector. ISCAS (2) 2004: 925-928 - Kavitha Seshadri, Adrianne Pontarelli, Gauri Joglekar, Gerald E. Sobelman:
Design techniques for Pulsed Static CMOS. ISCAS (2) 2004: 929-932 - Chua-Chin Wang, Ya-Hsin Hsueh, Sen-Fu Hong, Rong-Sui Kao:
A phase-adjustable negative phase shifter using a single-shot locking method. ISCAS (2) 2004: 933-936 - Lien-Fei Chen, Yeong-Kang Lai:
VLSI architecture of the reconfigurable computing engine for digital signal processing applications. ISCAS (2) 2004: 937-940 - Mary Kiemb, Kiyoung Choi:
Application-specific configuration of multithreaded processor architecture for embedded applications. ISCAS (2) 2004: 941-944 - Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang:
RLC effects on worst-case switching pattern for on-chip buses. ISCAS (2) 2004: 945-948 - Wu Jigang, Thambipillai Srikanthan:
Fast reconfiguring mesh-connected VLSI arrays. ISCAS (2) 2004: 949-952
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-11-16 23:37 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: