US5587336A - Bump formation on yielded semiconductor dies - Google Patents
Bump formation on yielded semiconductor dies Download PDFInfo
- Publication number
- US5587336A US5587336A US08/353,022 US35302294A US5587336A US 5587336 A US5587336 A US 5587336A US 35302294 A US35302294 A US 35302294A US 5587336 A US5587336 A US 5587336A
- Authority
- US
- United States
- Prior art keywords
- layer
- pad
- adhesion
- wafer
- ball
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05169—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05171—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1183—Reworking, e.g. shaping
- H01L2224/1184—Reworking, e.g. shaping involving a mechanical process, e.g. planarising the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- This invention relates to methods and materials involving the formation of reliable ball bumps for TAB connection of bond pads to inner lead fingers.
- the improved bonding pad/ball bump structure is formed using a wire bonding tool rather than the plating methods of the prior art.
- TAB technology is commonly used when high lead counts and small package size are desired.
- an electrically conductive bead or “bump" connects the die input or output to an electrical lead.
- the bump acts to provide an electrical connection which brings the effective electrical path of the bond pads above the level of the integrated circuit surface.
- a parallel technology provides bumps on the lead tape for TAB processing.
- TAB bumps can be formed by batch processes such as evaporation through a mask, or plating using a photoresist pattern. Evaporated bump formation is limited by deposition efficiency: a large portion of the evaporated gold ends up on the mask. Although the gold is recoverable, the additional processing required to retrieve the gold raises the over-all costs. In addition, the resulting bumps have less-than-optimal geometry, and are not necessarily uniform in height. The cost of photoresist medium limits the desirability of photoresist methods. Additionally, photoresist bump formations exhibit low adhesion properties if the surface is not scrupulously cleaned prior to plating.
- a traditional bond pad/ball bump structure 10 includes a bump 12 of gold metal which is formed on an aluminum pad 14.
- a passivation layer 16 covers the surface of the integrated circuit die 18.
- Prior art ball bump formation generally begins with sorting of the dies on a yielded semiconductor wafer. Dies are tested, good dies are noted, and bad dies are inked. Alternately, the bad dies can be marked using a laser, or computer-mapped. Gold bumps are formed directly on the aluminum bond pad using a Ball Bumping machine to produce a structure such as that shown in FIG. 1. Individual ball bumps are bonded to individual leads (not shown) using a device such as a single point bonder.
- Ball bump structures of the prior art are subject to corrosion, especially at the gold/aluminum interface, where gold/aluminum intermetallic formations can lead to bond failure. Moisture and other chemicals can intrude into the bond, causing bond failure.
- the subject invention provides a hermetically sealed bond pad/ball bump structure which resists corrosion.
- the improved ball bump system provides an adhesion pad which provides improved bonding characteristics at the bond pad and at the bump, while providing a physical barrier to chemical corrosion.
- the enhanced structure is appropriate for mass ball-bumping, in which an entire chip, or entire wafer, has ball-bumps formed substantially simultaneously.
- the adhesion pad includes two layers: a barrier layer adjacent the aluminum bond pad, and a bonding layer above the adhesion pad.
- the barrier layer provides a hermetic seal which encloses and adheres strongly to the aluminum bond pad, protecting the bond pad from extremes of temperature and the incursion of moisture or chemicals.
- the bonding layer is formed above the barrier layer, and adheres strongly to the barrier layer.
- the bonding layer is preferably gold, and provides an excellent substrate for ball bump formation and adhesion to the semiconductor chip. A gold ball bump is then formed over the bonding layer of the adhesion pad.
- the adhesion pad includes two separate layers: a barrier metallization layer (preferably titanium/tungsten alloy, or chromium) adjacent the aluminum pad, and a bonding layer (preferably gold) above the barrier metallization layer(s).
- a gold ball bump is formed on the adhesion pad structure.
- the ball bumps of the subject invention are amenable to multiple-pad bonding, in which a plurality of ball bumps are each simultaneously bonded to an individual lead.
- the step of forming an adhesion pad on the bond pads includes depositing the adhesion material onto the surface of the wafer; coating the wafer with a photoresist material; processing the photoresist material to define the adhesion pad above the bond pad; etching the adhesion material not protected by the photoresist; and removing the photoresist.
- the preferred process for ball bumping comprises the steps of forming the adhesion pad on the bond pad; sorting the wafer and marking the bad dies; and forming a ball bump on the adhesion pad.
- the wafer is then diced, and good chips are processed by TAB methods and encapsulated in a standard package.
- FIG. 1 shows a cross-sectional view of a bond pad and bump ball of the prior art.
- FIG. 2 shows a cross-sectional view of a bond pad, adhesion pad, and bump ball of the subject invention.
- FIG. 3 shows an alternate cross-sectional view of a bond pad, adhesion pad, and ball bump of the subject invention.
- the invention herein provides an improved bond pad/ball bump structure which includes an intermediate adhesion pad.
- the adhesion pad acts to provide a hermetic seal across the bond pad, and to provide a preferred substrate for the adhesion of the ball bump.
- the adhesion pad consists of two layers.
- a first layer is the barrier layer, which is proximate the semiconductor chip surface, and which, at its lower surface, provides a good physical bond to each of the passivation layer and the bond pad. Together with the bonding layer, it provides a good electrical path between the ball bump and the bond pad.
- the barrier layer prevents gold/aluminum intermetallic formations.
- the second layer is the bonding layer.
- the bonding layer exhibits good bonding to the barrier layer, and excellent adhesion to the ball bump.
- the bonding layer is gold. A gold/gold bond between the bonding layer and the ball bump is extremely stable.
- the structure 20 provides a bond pad 24 at the surface of a semiconductor chip 28.
- the bond pad 24 has a passivation layer 26 about the perimeter.
- the improvement comprises an adhesion pad 30, which is formed at the surface of the bond pad 24.
- the adhesion pad consists of two layers. The lower layer is a barrier layer 40, while the upper layer is a bonding layer 42. A ball bump 22 is formed over the bonding layer 42.
- the passivation layer 26 can be any appropriate material, and is commonly silicon dioxide or silicon nitride.
- the passivation layer 26 protects against degradation of the chip through chemical action, corrosion, and handling. It is commonly formed as a blanket across the surface of the wafer in one of the last processing steps. Using conventional techniques, a mask is used to define the bond pads 24, and the passivation layer 26 is selectively removed to expose the bond pads 24.
- the bond pads 24 can be made of any appropriate material. Most commonly they are made of aluminum.
- the barrier layer 40 of the adhesion pad 30 comprises one or more strata of a material which forms a good bond with the (usually aluminum) bond pad, and a good bond with the material which forms the bonding layer (usually gold).
- Chromium, palladium, platinum, and titanium/tungsten alloys are generally preferred. More generally, chromium and titanium/tungsten alloys are appropriate. Preferably, it is an alloy of approximately 10 parts titanium to 90 parts tungsten by atomic weight. More generally, the alloy can be from about 8 to about 12 parts per hundred titanium, the balance being tungsten.
- the titanium/tungsten alloy can be "nitrogen stuffed" by deposition under a nitrogen/noble gas atmosphere.
- the thickness of the adhesion pad 30 will vary with the substrate, but it generally averages from between about 0.2 ⁇ m to about 0.3 ⁇ m.
- the adhesion pad 30 overlaps the passivation layer 26 to some extent. An overlap of from less than about 5 ⁇ m to greater than about 10 ⁇ m can be used.
- the adhesion pad 30 also includes a bonding layer 42, located external to the barrier layer 40.
- the presence of this bonding layer 42 promotes a good bond between the barrier layer 40 (and thus the underlying bond pad 24) and the ball bump 22. Additionally, the bonding layer 42 can serve to protect the underlying layers from contamination when the die is exposed to the atmosphere.
- the bonding layer 42 acts to provide a good mating surface for the ball bump.
- the barrier layer 40 is also gold.
- the ball bumping processes itself may also be simplified by use of this bonding substrate.
- Providing a gold bonding layer 42 eliminates the need for a gold strike and reduces pre-cleaning requirements. Sputtered gold is preferred, as it will adhere to a foreign surface better than either evaporated or plated gold. This assures that the structural integrity of the adhesion pad is maximized, and that the adhesion of the gold ball bump to the adhesion pad is maximized.
- the gold layer is from about 1800 ⁇ to about 2200 ⁇ , and more preferably about 2000 ⁇ , in thickness.
- the barrier layer 40 includes more than one strata of barrier material.
- the structure 20 provides a bond pad 24 at the surface of a semiconductor chip 28.
- the bond pad 24 has a passivation layer 26 about the perimeter.
- the improvement comprises an adhesion pad 30, which is formed at the surface of the bond pad 24.
- the adhesion pad 30 consists of two layers, an upper bonding layer 42, and a lower barrier layer 40.
- the barrier layer 40 is shown with three separate strata, 40a, 40b and 40c.
- a ball bump 22 is formed over the bonding layer 42.
- the barrier layer 40 of the adhesion pad 30 comprises three separate titanium/tungsten layers 40a, 40b, and 40c.
- Each layer is an alloy of approximately 10 parts titanium to 90 parts tungsten by atomic weight. More generally, the alloy can be from about 8 to about 12 parts titanium by atomic weight, the balance being tungsten.
- the lowermost layer 40a, immediately adjacent the aluminum bond pad, is deposited under a noble gas such as argon. It is generally from about 300 ⁇ to about 700 ⁇ , more preferably about 500 ⁇ , in thickness.
- the intermediate layer 40b is "nitrogen stuffed", i.e., is deposited under an atmosphere of from about 10% to about 20% nitrogen, with the balance being a noble gas such as argon.
- This intermediate layer 40b is generally from about 1000 ⁇ to about 3000 ⁇ , and more preferably about 2000 ⁇ , in thickness.
- the uppermost layer 40c, which is closest to the bump, is again deposited under a noble gas such as argon. It is generally from about 300 ⁇ to about 700 ⁇ , more preferably about 500 ⁇ , in thickness.
- adhesion pad While specific embodiments of the adhesion pad have been discussed with reference to FIGS. 2 and 3, it will be understood that variations within or modifications to the adhesion pad will be apparent to those of ordinary skill in the art in light of the above disclosure. Such modifications may include using substitute materials having similar properties, varying the number of layers in the adhesion pad to provide the same result, using smaller or greater dimensions, providing a variety of different shapes for the adhesion pad, and so forth, to achieve substantially the same results in substantially the same way. For example, a three-layer structure can be used in the adhesion pad, combining a two-layer titanium/tungsten barrier layer with an overlaying gold bonding layer.
- An improved method for forming a bond pad structure of the invention herein generally includes the steps of forming an adhesion pad on one or more bond pads; sorting a wafer and marking the bad dies; cleaning the wafer; and forming a ball bump on each individual adhesion pad of a "good" die. The dice are then re-tested. Alternately, the entire wafer may be ball-bumped prior to testing. The wafer is then diced, and good chips are processed by TAB methods and encapsulated in a standard package.
- a method for forming an adhesion pad includes the steps of: applying adhesion pad materials over the surface of the wafer; removing the adhesion pad materials selectively to produce adhesion pads over at least one bond pad on a good die of the wafer; and forming a ball bump on the adhesion pad.
- a barrier layer material and a bonding layer material are each coated over the wafer surface.
- metal layers on the surface of the wafer will be shown with reference to sputtering processes such as a sputtering target method. Other methods, including vapor deposition, evaporation, and the like, may also be appropriate for the provision of the adhesion pad.
- a barrier layer material is deposited on the surface of a semiconductor wafer.
- a semiconductor wafer is loaded into a Varian 3190 Sputter System (Varian Associates, Palo Alto, Calf.).
- a layer of titanium/tungsten alloy (10:90 by atomic weight) is sputtered over the surface of a wafer under a 100% argon atmosphere to a thickness of about 0.25 ⁇ m according to the manufacturer's instructions.
- An alternate barrier layer material is deposited on the surface of a semiconductor wafer.
- the titanium/tungsten alloy deposited in Example 1 is substituted with chromium, palladium, or platinum.
- a barrier layer material having three separate strata is deposited on the surface of a semiconductor wafer.
- the first stratum and third stratum are titanium/tungsten alloy.
- the second (intermediate) stratum is nitrogen-stuffed titanium/tungsten alloy.
- a first layer of titanium/tungsten alloy (10:90 by atomic weight) is sputtered over the surface of a wafer under a 100% argon atmosphere, to provide a thickness of about 500 ⁇ .
- a second layer of titanium/tungsten alloy (10:90 by atomic weight) is sputtered over the surface of the wafer, under an atmosphere of about 10% to about 20% nitrogen, with the balance being a noble gas such as argon.
- This second layer is about 2000 ⁇ in thickness.
- the second layer is referred to as being "nitrogen stuffed", and has an increased nitrogen content as contrasted to the first and third layers.
- a third layer of titanium/tungsten alloy (10:90 by atomic weight) is sputtered over the surface of the wafer, under a 100% argon atmosphere, to a thickness of about 500 ⁇ .
- a bonding layer consisting of sputtered gold is deposited on the surface of a semiconductor wafer which has previously been layered with a barrier material according to Example 1, 2 or 3.
- a layer of gold preferably having a 99.99% purity, is sputtered onto the surface of the wafer which has been coated with a barrier material according to Example 1, 2, or 3.
- the gold layer is deposited to a thickness of about 2000 ⁇ .
- Bonding Layer Material Alternate Materials
- a bonding layer consisting of sputtered copper is deposited on the surface of a semiconductor wafer which has previously been layered with a barrier material according to Example 1, 2 or 3.
- Copper is substituted for gold in the process of Example 4.
- the copper layer is deposited to a thickness of about 2000 ⁇ .
- adhesion pad material both the barrier layer and the bonding layer deposited in Examples 1 through 5 is selectively removed from the surface of the wafer using photolithography. Other methods for selective removal of metal layers may be appropriate, as known to the art.
- Islands of adhesion material are defined over the bond pad by depositing a film of photoresist over the working face of the wafer. A preliminary “soft bake” can be used, in conformance with the manufacturer's directions. The photoresist is then exposed to ultraviolet light through a properly designed via mask, to define the adhesion island location and shape.
- the islands can be any convenient shape, such as round, square, octagonal, eccentric, and the like. The islands are centered over each pad location, completely covering the bond pad and overlapping the passivation layer to a greater or lesser degree. Adhesion problems would be created if any aluminum were exposed to chemical etchants required later in the processing, resulting in the potential for inadequate ball bump adhesion.
- the photoresist Once the photoresist is developed, it may be hard baked. Undeveloped photoresist is stripped, and the surface of the wafer is cleaned. The adhesion pad (the lower barrier layer and the upper bonding layer) is defined where it is not covered and protected by photoresist material. This defines the "islands" of adhesion material in position above the bond pads. The photoresist material is then stripped off. The wafer surface may be cleaned.
- Ball bumps are formed on the surface of the barrier layer, which comprises the upper layer of the bond pads.
- a conventional ball bumper is used.
- Ball bumper machines sequentially form individual ball bumps at a specified location.
- Bumping time is generally less than 0.2 seconds, and more commonly 0.1 seconds.
- Gold wire having a diameter of 35 microns or less, more generally 30 microns or less, in diameter, is used. Generally, the narrower the pitch required, the smaller the diameter of gold wire used to form the ball bumps.
- the gold wire is generally 98% gold, doped with 2% palladium. The palladium is added to control wire breaking and to allow uniform "tail" length.
- a coining procedure is used to control the final height of the ball bumps.
- the ball bond tool in the ball bumping machine is replaced with a coining tool.
- the wafer is heated to a temperature of from about 175° C. to about 225° C. Pressure is applied to individual ball bumps to flatten them to an appropriate height.
- the finished wafer is diced, and good dies are picked and placed.
- the good dies are used in TAB processes, in which inner lead bonds are formed to a lead/tape structure, and encapsulated in standard packaging.
- the integrated circuit die is electrically and mechanically connected to the lead system: the ball bumps of the semiconductor die are positioned to contact the electrical leads of a lead system.
- the inner lead bond can then be produced using a single lead bonder of the prior art.
- the single lead bonder uses a relatively low temperatures (175° to 200° C. is usual) and pressure (25 to 50 gm is usual) to bond one lead finger to one bond pad structure in one maneuver.
- the inner lead bonds can be "gang bonded". That is, multiple inner lead bonds can be formed at one time, thus connecting a multiplicity of bond pads to separate and individual leads.
- Gang bonding uses a higher temperature (in the range of 475° to 525° C.) to bond several inner lead bonds at one time. This can be done, for example, using a Farco F102 ILB Bonder (Farco, Inc., Switzerland).
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
Description
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/353,022 US5587336A (en) | 1994-12-09 | 1994-12-09 | Bump formation on yielded semiconductor dies |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/353,022 US5587336A (en) | 1994-12-09 | 1994-12-09 | Bump formation on yielded semiconductor dies |
Publications (1)
Publication Number | Publication Date |
---|---|
US5587336A true US5587336A (en) | 1996-12-24 |
Family
ID=23387421
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/353,022 Expired - Lifetime US5587336A (en) | 1994-12-09 | 1994-12-09 | Bump formation on yielded semiconductor dies |
Country Status (1)
Country | Link |
---|---|
US (1) | US5587336A (en) |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997045871A1 (en) * | 1996-05-31 | 1997-12-04 | Elcoteq Network Oy | Solder alloy or tin contact bump structure for unencapsulated microcircuits as well as a process for the production thereof |
US5773359A (en) * | 1995-12-26 | 1998-06-30 | Motorola, Inc. | Interconnect system and method of fabrication |
US5795818A (en) * | 1996-12-06 | 1998-08-18 | Amkor Technology, Inc. | Integrated circuit chip to substrate interconnection and method |
US5817540A (en) * | 1996-09-20 | 1998-10-06 | Micron Technology, Inc. | Method of fabricating flip-chip on leads devices and resulting assemblies |
US5866475A (en) * | 1996-05-08 | 1999-02-02 | Sony Corporation | Method of forming solder bumps |
US5910644A (en) * | 1997-06-11 | 1999-06-08 | International Business Machines Corporation | Universal surface finish for DCA, SMT and pad on pad interconnections |
WO1999034423A1 (en) * | 1997-12-31 | 1999-07-08 | Intel Corporation | Wafer passivation structure and method of fabrication |
US6179659B1 (en) | 1998-08-11 | 2001-01-30 | Micron Technology, Inc. | Electrical contact device and associated method of manufacture |
EP1128423A2 (en) * | 2000-02-25 | 2001-08-29 | Murata Manufacturing Co., Ltd. | Flip-Chip mounted electronic device with multi-layer electrodes |
US6341071B1 (en) | 1999-03-19 | 2002-01-22 | International Business Machines Corporation | Stress relieved ball grid array package |
US6388331B1 (en) | 2000-02-16 | 2002-05-14 | Agere Systems Guardian Corp. | Bond pad having reduced capacitance and method for reducing capacitance of a bond pad |
US6426282B1 (en) * | 2000-05-04 | 2002-07-30 | Applied Materials, Inc. | Method of forming solder bumps on a semiconductor wafer |
US6452271B2 (en) | 1998-07-31 | 2002-09-17 | Micron Technology, Inc. | Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication |
US20030057552A1 (en) * | 1999-10-20 | 2003-03-27 | Fujitsu Limited | Semiconductor chip element, semiconductor chip element mounting structure, semiconductor chip element mounting device and mounting method |
US6586043B1 (en) | 2002-01-09 | 2003-07-01 | Micron Technology, Inc. | Methods of electroless deposition of nickel, methods of forming under bump metallurgy, and constructions comprising solder bumps |
US6742248B2 (en) * | 2001-05-14 | 2004-06-01 | The Boeing Company | Method of forming a soldered electrical connection |
US20050181191A1 (en) * | 1998-10-05 | 2005-08-18 | Kulicke & Soffa Investments, Inc | Semiconductor copper bond pad surface protection |
US20060001171A1 (en) * | 2004-04-28 | 2006-01-05 | Seiji Ohno | Electrode contact structure and method for fabricating the same |
US7004644B1 (en) * | 1999-06-29 | 2006-02-28 | Finisar Corporation | Hermetic chip-scale package for photonic devices |
KR100523298B1 (en) * | 1998-09-30 | 2006-03-03 | 삼성전자주식회사 | Semiconductor chip having Au bump and manufacturing method thereof |
US7053490B1 (en) | 2005-07-27 | 2006-05-30 | Semiconductor Manufacturing International (Shanghai) Corporation | Planar bond pad design and method of making the same |
US20070063318A1 (en) * | 2005-09-14 | 2007-03-22 | Infineon Technologies Ag | Semiconductor device for bonding connection |
CN100517668C (en) * | 2004-11-02 | 2009-07-22 | 台湾积体电路制造股份有限公司 | bonding pad structure |
US7675174B2 (en) | 2003-05-13 | 2010-03-09 | Stmicroelectronics, Inc. | Method and structure of a thick metal layer using multiple deposition chambers |
US8946911B2 (en) * | 2012-09-21 | 2015-02-03 | Samsung Electro-Machanics Co., Ltd. | Electrode pad, printed circuit board using the same, and method of manufacturing printed circuit board |
US20180233571A1 (en) * | 2017-02-15 | 2018-08-16 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3585461A (en) * | 1968-02-19 | 1971-06-15 | Westinghouse Electric Corp | High reliability semiconductive devices and integrated circuits |
US4237607A (en) * | 1977-06-01 | 1980-12-09 | Citizen Watch Co., Ltd. | Method of assembling semiconductor integrated circuit |
US4927505A (en) * | 1988-07-05 | 1990-05-22 | Motorola Inc. | Metallization scheme providing adhesion and barrier properties |
US5008997A (en) * | 1988-09-16 | 1991-04-23 | National Semiconductor | Gold/tin eutectic bonding for tape automated bonding process |
US5108950A (en) * | 1987-11-18 | 1992-04-28 | Casio Computer Co., Ltd. | Method for forming a bump electrode for a semiconductor device |
US5130275A (en) * | 1990-07-02 | 1992-07-14 | Digital Equipment Corp. | Post fabrication processing of semiconductor chips |
US5171712A (en) * | 1991-12-20 | 1992-12-15 | Vlsi Technology, Inc. | Method of constructing termination electrodes on yielded semiconductor die by visibly aligning the die pads through a transparent substrate |
US5173449A (en) * | 1989-06-05 | 1992-12-22 | Motorola, Inc. | Metallization process |
US5289038A (en) * | 1991-10-30 | 1994-02-22 | Fuji Electric Co., Ltd. | Bump electrode structure and semiconductor chip having the same |
US5298459A (en) * | 1988-11-21 | 1994-03-29 | Seiko Epson Corporation | Method of manufacturing semiconductor device terminal having a gold bump electrode |
US5436198A (en) * | 1991-09-09 | 1995-07-25 | Rohm Co., Ltd. | Method of manufacturing semiconductor device having straight wall bump |
-
1994
- 1994-12-09 US US08/353,022 patent/US5587336A/en not_active Expired - Lifetime
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3585461A (en) * | 1968-02-19 | 1971-06-15 | Westinghouse Electric Corp | High reliability semiconductive devices and integrated circuits |
US4237607A (en) * | 1977-06-01 | 1980-12-09 | Citizen Watch Co., Ltd. | Method of assembling semiconductor integrated circuit |
US5108950A (en) * | 1987-11-18 | 1992-04-28 | Casio Computer Co., Ltd. | Method for forming a bump electrode for a semiconductor device |
US4927505A (en) * | 1988-07-05 | 1990-05-22 | Motorola Inc. | Metallization scheme providing adhesion and barrier properties |
US5008997A (en) * | 1988-09-16 | 1991-04-23 | National Semiconductor | Gold/tin eutectic bonding for tape automated bonding process |
US5298459A (en) * | 1988-11-21 | 1994-03-29 | Seiko Epson Corporation | Method of manufacturing semiconductor device terminal having a gold bump electrode |
US5173449A (en) * | 1989-06-05 | 1992-12-22 | Motorola, Inc. | Metallization process |
US5130275A (en) * | 1990-07-02 | 1992-07-14 | Digital Equipment Corp. | Post fabrication processing of semiconductor chips |
US5436198A (en) * | 1991-09-09 | 1995-07-25 | Rohm Co., Ltd. | Method of manufacturing semiconductor device having straight wall bump |
US5289038A (en) * | 1991-10-30 | 1994-02-22 | Fuji Electric Co., Ltd. | Bump electrode structure and semiconductor chip having the same |
US5171712A (en) * | 1991-12-20 | 1992-12-15 | Vlsi Technology, Inc. | Method of constructing termination electrodes on yielded semiconductor die by visibly aligning the die pads through a transparent substrate |
Non-Patent Citations (4)
Title |
---|
Bonkohara, M., et al., Utilization of Inner Lead Bonding Using Ball Bump Technology, ITAB 92 Proceedings pp. 86 96. * |
Bonkohara, M., et al., Utilization of Inner Lead Bonding Using Ball Bump Technology, ITAB '92 Proceedings pp. 86-96. |
Liu, T. S., et al., A Review of Wafer Buming for Tape Automated Bonding, Solid State Tech. (Mar. 1980) pp. 71 76. * |
Liu, T. S., et al., A Review of Wafer Buming for Tape Automated Bonding, Solid State Tech. (Mar. 1980) pp. 71-76. |
Cited By (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5773359A (en) * | 1995-12-26 | 1998-06-30 | Motorola, Inc. | Interconnect system and method of fabrication |
US5866475A (en) * | 1996-05-08 | 1999-02-02 | Sony Corporation | Method of forming solder bumps |
WO1997045871A1 (en) * | 1996-05-31 | 1997-12-04 | Elcoteq Network Oy | Solder alloy or tin contact bump structure for unencapsulated microcircuits as well as a process for the production thereof |
US6060769A (en) * | 1996-09-20 | 2000-05-09 | Micron Technology, Inc. | Flip-chip on leads devices |
US5817540A (en) * | 1996-09-20 | 1998-10-06 | Micron Technology, Inc. | Method of fabricating flip-chip on leads devices and resulting assemblies |
US6163463A (en) * | 1996-12-06 | 2000-12-19 | Amkor Technology, Inc. | Integrated circuit chip to substrate interconnection |
US5795818A (en) * | 1996-12-06 | 1998-08-18 | Amkor Technology, Inc. | Integrated circuit chip to substrate interconnection and method |
US5910644A (en) * | 1997-06-11 | 1999-06-08 | International Business Machines Corporation | Universal surface finish for DCA, SMT and pad on pad interconnections |
WO1999034423A1 (en) * | 1997-12-31 | 1999-07-08 | Intel Corporation | Wafer passivation structure and method of fabrication |
US7145235B2 (en) | 1997-12-31 | 2006-12-05 | Intel Corporation | Hermetic passivation structure with low capacitance |
US6875681B1 (en) | 1997-12-31 | 2005-04-05 | Intel Corporation | Wafer passivation structure and method of fabrication |
US20050158978A1 (en) * | 1997-12-31 | 2005-07-21 | Bohr Mark T. | Hermetic passivation structure with low capacitance |
US6664175B2 (en) | 1998-07-31 | 2003-12-16 | Micron Technology, Inc. | Method of forming ruthenium interconnect for an integrated circuit |
US6452271B2 (en) | 1998-07-31 | 2002-09-17 | Micron Technology, Inc. | Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication |
US6179659B1 (en) | 1998-08-11 | 2001-01-30 | Micron Technology, Inc. | Electrical contact device and associated method of manufacture |
US6788547B2 (en) | 1998-08-11 | 2004-09-07 | Micron Technology, Inc. | Method of making electrical contact device |
US6625885B1 (en) | 1998-08-11 | 2003-09-30 | Micron Technology, Inc. | Method of making an electrical contact device |
KR100523298B1 (en) * | 1998-09-30 | 2006-03-03 | 삼성전자주식회사 | Semiconductor chip having Au bump and manufacturing method thereof |
US7199475B2 (en) * | 1998-10-05 | 2007-04-03 | Kulicke And Soffa Industries, Inc. | Semiconductor copper bond pad surface protection |
US20050181191A1 (en) * | 1998-10-05 | 2005-08-18 | Kulicke & Soffa Investments, Inc | Semiconductor copper bond pad surface protection |
US6341071B1 (en) | 1999-03-19 | 2002-01-22 | International Business Machines Corporation | Stress relieved ball grid array package |
US7004644B1 (en) * | 1999-06-29 | 2006-02-28 | Finisar Corporation | Hermetic chip-scale package for photonic devices |
US20030057552A1 (en) * | 1999-10-20 | 2003-03-27 | Fujitsu Limited | Semiconductor chip element, semiconductor chip element mounting structure, semiconductor chip element mounting device and mounting method |
US7436062B2 (en) * | 1999-10-20 | 2008-10-14 | Fujitsu Limited | Semiconductor chip element, semiconductor chip element mounting structure, semiconductor chip element mounting device and mounting method |
US6388331B1 (en) | 2000-02-16 | 2002-05-14 | Agere Systems Guardian Corp. | Bond pad having reduced capacitance and method for reducing capacitance of a bond pad |
US20040108560A1 (en) * | 2000-02-25 | 2004-06-10 | Shigeto Taga | Electronic element, electronic device and communication apparatus |
EP1128423A3 (en) * | 2000-02-25 | 2004-03-10 | Murata Manufacturing Co., Ltd. | Flip-Chip mounted electronic device with multi-layer electrodes |
EP1128423A2 (en) * | 2000-02-25 | 2001-08-29 | Murata Manufacturing Co., Ltd. | Flip-Chip mounted electronic device with multi-layer electrodes |
US6426282B1 (en) * | 2000-05-04 | 2002-07-30 | Applied Materials, Inc. | Method of forming solder bumps on a semiconductor wafer |
US6742248B2 (en) * | 2001-05-14 | 2004-06-01 | The Boeing Company | Method of forming a soldered electrical connection |
US6586043B1 (en) | 2002-01-09 | 2003-07-01 | Micron Technology, Inc. | Methods of electroless deposition of nickel, methods of forming under bump metallurgy, and constructions comprising solder bumps |
US6759751B2 (en) | 2002-01-09 | 2004-07-06 | Micron Technology, Inc. | Constructions comprising solder bumps |
US7675174B2 (en) | 2003-05-13 | 2010-03-09 | Stmicroelectronics, Inc. | Method and structure of a thick metal layer using multiple deposition chambers |
US8222138B2 (en) | 2003-05-13 | 2012-07-17 | St Microelectronics, Inc. | Method and structure of a thick metal layer using multiple deposition chambers |
US20100130006A1 (en) * | 2003-05-13 | 2010-05-27 | Stmicroelectronics, Inc. | Method and structure of a thick metal layer using multiple deposition chambers |
US20060001171A1 (en) * | 2004-04-28 | 2006-01-05 | Seiji Ohno | Electrode contact structure and method for fabricating the same |
US7436065B2 (en) * | 2004-04-28 | 2008-10-14 | Fuji Xerox Co., Ltd. | Electrode contact structure |
CN101814479B (en) * | 2004-04-28 | 2011-12-14 | 富士施乐株式会社 | Electrode contact structure and method for fabricating the same |
TWI385798B (en) * | 2004-04-28 | 2013-02-11 | Fuji Xerox Co Ltd | Electrode contact structure and manufacturing method thereof |
CN100517668C (en) * | 2004-11-02 | 2009-07-22 | 台湾积体电路制造股份有限公司 | bonding pad structure |
US7741714B2 (en) | 2004-11-02 | 2010-06-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bond pad structure with stress-buffering layer capping interconnection metal layer |
US7053490B1 (en) | 2005-07-27 | 2006-05-30 | Semiconductor Manufacturing International (Shanghai) Corporation | Planar bond pad design and method of making the same |
US20070063318A1 (en) * | 2005-09-14 | 2007-03-22 | Infineon Technologies Ag | Semiconductor device for bonding connection |
US9059182B2 (en) * | 2005-09-14 | 2015-06-16 | Infineon Technologies Ag | Method for producing bonding connection of semiconductor device |
US8946911B2 (en) * | 2012-09-21 | 2015-02-03 | Samsung Electro-Machanics Co., Ltd. | Electrode pad, printed circuit board using the same, and method of manufacturing printed circuit board |
US20180233571A1 (en) * | 2017-02-15 | 2018-08-16 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US10115798B2 (en) * | 2017-02-15 | 2018-10-30 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5587336A (en) | Bump formation on yielded semiconductor dies | |
USRE46466E1 (en) | Method for fabricating low resistance, low inductance interconnections in high current semiconductor devices | |
US6605525B2 (en) | Method for forming a wafer level package incorporating a multiplicity of elastomeric blocks and package formed | |
US5059553A (en) | Metal bump for a thermal compression bond and method for making same | |
US6593222B2 (en) | Method to improve the reliability of thermosonic gold to aluminum wire bonds | |
US20090309222A1 (en) | Method and semiconductor device having copper interconnect for bonding | |
KR20020044590A (en) | Metal redistribution layer having solderable pads and wire bondable pads | |
US5559056A (en) | Method and apparatus for capping metallization layer | |
US8399348B2 (en) | Semiconductor device for improving electrical and mechanical connectivity of conductive pillers and method therefor | |
JP3389517B2 (en) | Chip size package and manufacturing method thereof | |
US20050242446A1 (en) | Integrated circuit package with different hardness bump pad and bump and manufacturing method therefor | |
CN1074557A (en) | Semiconductor device | |
US20020163069A1 (en) | Method for forming wafer level package having serpentine-shaped electrode along scribe line and package formed | |
US7226814B2 (en) | Semiconductor package device and method for fabricating the same | |
EP0540519B1 (en) | Method for making a thermal compression bond | |
JPH02209742A (en) | Gold/tin entectic bonding for tape automaization bonding process | |
JPS60136338A (en) | Semiconductor device | |
JPH11186309A (en) | Semiconductor device and manufacture of the semiconductor device | |
JP2725611B2 (en) | Semiconductor device | |
JPH0373535A (en) | Semiconductor device and manufacture thereof | |
JP2001118957A (en) | Semiconductor device | |
JPH03190240A (en) | Manufacture of semiconductor device | |
KR960002770B1 (en) | Tape Bonding Method for TAB Packages | |
JPH09172019A (en) | Method of forming base electrode | |
JPS61225839A (en) | Forming method for bump electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VLSI TECHNOLOGY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LUO, SERENA M.;MASSINGILL, THOMAS J.;REEL/FRAME:007379/0425;SIGNING DATES FROM 19940915 TO 19940919 Owner name: VLSI TECHNOLOGY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, TSING-CHOW;REEL/FRAME:007379/0421 Effective date: 19941223 Owner name: VLSI TECHNOLOGY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MACARAEG, MARLITA F.;REEL/FRAME:007379/0428 Effective date: 19940919 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PHILIPS SEMICONDUCTORS INC.;REEL/FRAME:018645/0779 Effective date: 20061130 Owner name: PHILIPS SEMICONDUCTORS VLSI INC., NEW YORK Free format text: CHANGE OF NAME;ASSIGNOR:VLSI TECHNOLOGY, INC.;REEL/FRAME:018635/0570 Effective date: 19990702 |
|
AS | Assignment |
Owner name: PHILIPS SEMICONDUCTORS INC., NEW YORK Free format text: CHANGE OF NAME;ASSIGNOR:PHILIPS SEMICONDUCTORS VLSI INC.;REEL/FRAME:018668/0255 Effective date: 19991220 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: VLSI TECHNOLOGY, INC., CALIFORNIA Free format text: NUNC PRO TUNC ASSIGNMENT;ASSIGNOR:TUNG, FRANCISCA;REEL/FRAME:026568/0491 Effective date: 20110701 |