US20230045336A1

US20230045336A1 - Integrated dry processes for patterning radiation photoresist patterning

Info

Publication number: US20230045336A1
Application number: US17/758,125
Authority: US
Inventors: Jengyi Yu; Samantha S.H. Tan; Mohammed Haroon Alvi; Richard Wise; Yang Pan; Richard Alan Gottscho; Adrien Lavoie; Sivananda Krishnan Kanakasabapathy; Timothy William Weidman; Qinghuang Lin; Jerome S. Hubacek
Original assignee: Lam Research Corp
Current assignee: Lam Research Corp
Priority date: 2020-07-07
Filing date: 2021-07-02
Publication date: 2023-02-09
Also published as: EP4235757A2; JP2024113104A; KR20230159618A; TWI845848B; CN116626993A; TW202422244A; KR102601038B1; US20240145272A1; KR20230052991A; JP2023093567A; JP7557569B2; JP2023507677A; EP4235757A3; JP2024010120A; WO2022010809A1; KR102781895B1; JP7502545B2; CN115004110A; US20230290657A1; EP4078292A1

Abstract

Methods for making thin-films on semiconductor substrates, may be patterned using EUV, include: depositing the organometallic polymer-like material onto the surface of the semiconductor substrate, exposing the surface to EUV to form a pattern, and developing the pattern for later transfer to underlying layers. The depositing operations may be performed by chemical vapor deposition (CVD), atomic layer deposition (ALD), and ALD with a CVD component, such as a discontinuous, ALD-like process in which metal precursors and counter-reactants are separated in either time or space.

Description

INCORPORATED BY REFERENCE

A PCT Request Form is filed concurrently with this specification as part of the present application. Each application that the present application claims benefit of or priority to as identified in the concurrently filed PCT Request Form is incorporated by reference herein in its entirety and for all purposes.

BACKGROUND

The background description provided herein is for the purpose of generally presenting the context of the present technology. Work of the presently named inventors, to the extent it is described in this background section, as well as aspects of the description that may not otherwise qualify as prior art at the time of filing, are neither expressly nor impliedly admitted as prior art against the present technology.
The fabrication of semiconductor devices, such as integrated circuits, is a multi-step process involving photolithography. In general, the process includes the deposition of material on a wafer and patterning the material through lithographic techniques to form structural features (e.g., transistors and circuitry) of the semiconductor device. The steps of a typical photolithography process known in the art include: preparing the substrate; applying a photoresist, such as by spin coating; exposing the photoresist to light in a desired pattern, causing the exposed areas of the photoresist to become more or less soluble in a developer solution; developing by applying a developer solution to remove either the exposed or the unexposed areas of the photoresist; and subsequent processing to create features on the areas of the substrate from which the photoresist has been removed, such as by etching or material deposition.
The evolution of semiconductor design has created the need, and has been driven by the ability, to create ever smaller features on semiconductor substrate materials. This progression of technology has been characterized in “Moore's Law” as a doubling of the density of transistors in dense integrated circuits every two years. Indeed, chip design and manufacturing has progressed such that modern microprocessors may contain billions of transistors and other circuit features on a single chip. Individual features on such chips may be on the order of 22 nanometers (nm) or smaller, in some cases less than 10 nm.
One challenge in manufacturing devices having such small features is the ability to reliably and reproducibly create photolithographic masks having sufficient resolution. Current photolithography processes typically use 193 nm ultraviolet (UV) light to expose a photoresist. The fact that the light has a wavelength significantly greater than the desired size of the features to be produced on the semiconductor substrate creates inherent issues. Achieving feature sizes smaller than the wavelength of the light requires use of complex resolution enhancement techniques, such as multipatterning. Thus, there is significant interest and research effort in developing photolithographic techniques using shorter wavelength light, such as extreme ultraviolet radiation (EUV), having a wavelength of from 10 nm to 15 nm, e.g., 13.5 nm.
EUV photolithographic processes can present challenges, however, including low power output and loss of light during patterning. Traditional organic chemically amplified resists (CAR) similar to those used in 193 nm UV lithography have potential drawbacks when used in EUV lithography, particularly as they have low absorption coefficients in EUV region and the diffusion of photo-activated chemical species can result in blur or line edge roughness. Furthermore, in order to provide the etch resistance required to pattern underlying device layers, small features patterned in conventional CAR materials can result in high aspect ratios at risk of pattern collapse. Accordingly, there remains a need for improved EUV photoresist materials, having such properties as decreased thickness, greater absorbance, and greater etch resistance.

SUMMARY

Disclosed herein are methods and systems of an integrated process for forming a patterned photoresist. In one aspect of the embodiments disclosed herein, an integrated lithography system is provided, the system including: a plurality of reaction chambers within a cluster, the plurality of reaction chambers including: a photoresist (PR) deposition chamber, a post-application bake (PAB) chamber, a post-exposure bake (PEB) chamber, and a development chamber; and a controller that includes one or more processors and one or more memory devices, where the one or more memory devices store computer-executable instructions for controlling the one or more processors to: receive a substrate in the PR deposition chamber, deposit a PR on a surface of the substrate within the PR deposition chamber, receive the substrate having the PR in the PAB chamber, treat the PR within the PAB chamber to modify material properties of the PR, after treating the PR, receive the substrate in the PEB chamber, where portions of the PR have been chemically altered by exposure to radiation to create a patterned PR, treat the patterned PR within the PEB chamber to modify material properties of the patterned PR, and dry developing the patterned PR within the development chamber by removing either an exposed portion or an unexposed portion of the patterned PR by a dry development process including exposure to a chemical compound to form a PR mask.
In some embodiments, the PR may be a metal-containing PR. In some embodiments, the PR may be an EUV PR. In some embodiments, the plurality of reaction chambers further includes a substrate clean chamber, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to receive the substrate having the PR in the PAB chamber: receive the substrate having the PR in the clean chamber and perform a dry clean process to remove PR from the bevel edge and/or backside of the substrate. In some embodiments, the plurality of reaction chambers further includes an underlayer deposition chamber, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to deposit a PR: deposit an underlayer on the surface of the substrate via a dry process, where the underlayer increases the adhesion of the PR to the substrate. In some embodiments, the underlayer deposition chamber may be the PR deposition chamber.
In some embodiments, the plurality of reaction chambers further includes a pre-treatment chamber, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to deposit a metal-containing PR: treat the surface of the substrate via a dry process to cause more exposed hydroxyl groups on the surface of the substrate. In some embodiments, the plurality of reaction chambers are each below atmospheric pressure, and the PR may be under below-atmospheric pressure until after the dry development process. In some embodiments, the ambient environment of the substrate may be controlled to reduce exposure of the photoresist to moisture prior to dry developing the patterned PR.
In some embodiments, the computer-executable instructions further include computer-executable instructions to deposit the PR via a dry process including mixing a vapor stream of an organometallic precursor with a vapor stream of a counter-reactant. In some embodiments, the processes performed by the plurality of reaction chambers are all dry processes. In some embodiments, the processes performed by the plurality of reaction chambers include wet and dry processes.
In some embodiments, the cluster includes multiple PR deposition chambers. In some embodiments, the PAB chamber and the PEB chamber are the same chamber. In some embodiments, the computer-executable instructions further include instructions for controlling the one or more processors to perform a dry clean process to remove PR from the bevel edge and/or backside of the substrate within the PAB chamber. In some embodiments, the plurality of reaction chambers further includes a lithography scanner, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to receive the substrate in the PEB chamber: receive the substrate in the lithography scanner and expose portions of the PR to radiation to create a patterned PR. In some embodiments, the plurality of substrate processing environments further includes a thermal treatment processing environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to: before and/or after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the thermal treatment processing environment.
In another aspect of the embodiments disclosed herein, an integrated substrate processing system is provided, the system including: a plurality of substrate processing environments, the plurality of substrate processing environments comprising a metal-containing photoresist (PR) deposition environment and one or more other separate integrated processing environments selected from the group consisting of: an additional metal-containing photoresist (PR) deposition environment; a metal-containing PR development environment, and a thermal treatment processing environment; and a controller that includes one or more processors and one or more memory devices, wherein the one or more memory devices store computer-executable instructions for controlling the one or more processors to: receive a substrate in the metal-containing PR deposition environment; deposit a metal-containing PR on a surface of the substrate within the metal-containing PR deposition environment; and conduct additional PR processing operations in the one or more other separate integrated processing environments.
In some implementations, the plurality of substrate processing environments further includes a PR dry development processing environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to: after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, dry develop the patterned PR within the development environment by removing either an exposed portion or an unexposed portion of the patterned PR by a dry development process including exposure to a chemical compound to form a PR mask. In some implementations, the plurality of substrate processing environments further includes a scanner environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to: expose portions of the metal-containing PR to radiation within the scanner environment to chemically alter the exposed portions.
In some implementations, the plurality of substrate processing environments are different process chambers within a cluster. In some implementations, the plurality of substrate processing environments are different stations within a chamber. In some implementations, the plurality of substrate processing environments includes three metal-containing PR deposition environments. In some implementations, the plurality of substrate processing environments includes two metal-containing PR deposition environments and a metal-containing PR development environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to: after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, develop the patterned PR via a dry process.
In some implementations, the plurality of substrate processing environments includes a metal-containing PR deposition environments, a thermal treatment processing environment, and a metal-containing PR development environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to: before and/or after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the thermal treatment processing environment and after thermally treating the metal-containing PR within the thermal treatment processing environment, developing the patterned PR via a dry process. In some implementations, the plurality of substrate processing environments includes a metal-containing PR deposition environments, a first thermal treatment processing environment, a second thermal treatment processing environment, and a metal-containing PR development environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to: before portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the first thermal treatment processing environment, after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the second thermal treatment processing environment, and after thermally treating the metal-containing PR within the second thermal treatment processing environment, developing the patterned PR via a dry process.
These and other features of the disclosed embodiments will be described in detail below with reference to the associated drawings.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 presents a process flow diagram for one example embodiment.

FIG. 2 presents an exemplary chemical reaction scheme of the present technology.

FIGS. 3A-E illustrate a representative process flow for an example embodiment.

FIGS. 4-9 are schematic diagrams of examples of process chambers for performing methods in accordance with disclosed embodiments.

FIGS. 10A-F present schematic diagrams of various process cluster configurations in accordance with disclosed embodiments.

FIGS. 11-12 and 13A-B present various example tool architectures that may be used to perform methods in accordance with disclosed embodiments.

DETAILED DESCRIPTION

This disclosure relates generally to the field of semiconductor processing. In particular aspects, the disclosure is directed to methods and apparatus for processing of EUV photoresists (e.g., EUV-sensitive metal and/or metal oxide-containing resist films) in the context of EUV patterning and EUV patterned film development to form a patterning mask.
Reference is made herein in detail to specific embodiments of the disclosure. Examples of the specific embodiments are illustrated in the accompanying drawings. While the disclosure will be described in conjunction with these specific embodiments, it will be understood that it is not intended to limit the disclosure to such specific embodiments. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the disclosure. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present disclosure. The present disclosure may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail so as to not unnecessarily obscure the present disclosure.
Patterning of thin films in semiconductor processing is often an important step in the fabrication of semiconductors. Patterning involves lithography. In conventional photolithography, such as 193 nm photolithography, patterns are printed by emitting photons from a photon source onto a mask and printing the pattern onto a photosensitive photoresist, thereby causing a chemical reaction in the photoresist that, after development, removes certain portions of the photoresist to form the pattern.
Advanced technology nodes (as defined by the International Technology Roadmap for Semiconductors) include nodes 22 nm, 16 nm, and beyond. In the 16 nm node, for example, the width of a typical via or line in a Damascene structure is typically no greater than about 30 nm. Scaling of features on advanced semiconductor integrated circuits (ICs) and other devices is driving lithography to improve resolution.
Extreme ultraviolet (EUV) lithography can extend lithography technology by moving to smaller imaging source wavelengths than would be achievable with conventional photolithography methods. EUV light sources at approximately 10-20 nm, or 11-14 nm wavelength, for example 13.5 nm wavelength, can be used for leading-edge lithography tools, also referred to as scanners. The EUV radiation is strongly absorbed in a wide range of solid and fluid materials including quartz and water vapor, and so operates in a vacuum.
EUV lithography makes use of EUV resists that are patterned to form masks for use in etching underlying layers. EUV resists may be polymer-based chemically amplified resists (CARs) produced by liquid-based spin-on techniques. An alternative to CARs are directly photopatternable metal oxide-containing films, such as those available from Inpria, Corvallis, OR, and described, for example, in US Patent Publications US 2017/0102612, US 2016/021660 and US 2016/0116839, incorporated by reference herein at least for their disclosure of photopatternable metal oxide-containing films. Such films may be produced by spin-on techniques or dry vapor-deposited. The metal oxide-containing film can be patterned directly (i.e., without the use of a separate photoresist) by EUV exposure in a vacuum ambient providing sub-30 nm patterning resolution, for example as described in U.S. Pat. No. 9,996,004, issued Jun. 12, 2018 and titled EUV PHOTOPATTERNING OF VAPOR-DEPOSITED METAL OXIDE-CONTAINING HARDMASKS, and/or in Application PCT/US19/31618, filed May 9, 2019, and titled METHODS FOR MAKING EUV PATTERNABLE HARD MASKS, the disclosures of which at least relating to the composition, deposition, and patterning of directly photopatternable metal oxide films to form EUV resist masks is incorporated by reference herein. Generally, the patterning involves exposure of the EUV resist with EUV radiation to form a photo pattern in the resist, followed by development to remove a portion of the resist according to the photo pattern to form the mask.
It should also be understood that the while present disclosure relates to lithographic patterning techniques and materials exemplified by EUV lithography, it is also applicable to other next generation lithographic techniques. In addition to EUV, which includes the standard 13.5 nm EUV wavelength currently in use and development, the radiation sources most relevant to such lithography are DUV (deep-UV), which generally refers to use of 248 nm or 193 nm excimer laser sources, X-ray, which formally includes EUV at the lower energy range of the X-ray range, as well as e-beam, which can cover a wide energy range. The specific methods may depend on the particular materials and applications used in the semiconductor substrate and ultimate semiconducting device. Thus, the methods described in this application are merely exemplary of the methods and materials that may be used in present technology.
Directly photopatternable EUV resists may be composed of or contain metals and/or metal oxides mixed within organic components. The metals/metal oxides are highly promising in that they can enhance the EUV photon adsorption and generate secondary electrons and/or show increased etch selectivity to an underlying film stack and device layers. To date, these resists have been developed using a wet (solvent) approach, which requires the wafer to move to the track, where it is exposed to developing solvent, dried and baked. Wet development does not only limit productivity but can also lead to line collapse due to surface tension effects during the evaporation of solvent between fine features.
Dry development techniques have been proposed to overcome these issues by eliminating substrate delamination and interface failures. Dry development has its own challenges, including etch selectivity between unexposed and EUV exposed resist material which can lead to a higher dose to size requirement for effective resist exposure when compared to wet development. Suboptimal selectivity can also cause PR corner rounding due to longer exposures under etching gas, which may increase line critical dimension (CD) variation in the following transfer etch step.
FIG. 1 presents a flow diagram of an example method for performing a dry chamber clean when depositing and developing a photoresist according to some embodiments. The operations of a process 100 may be performed in different orders and/or with different, fewer, or additional operations. One or more operations of the process 100 may be performed using various apparatuses described herein. In some embodiments, the operations of the process 100 may be implemented, at least in part, according to software stored in one or more non-transitory computer readable media.
At block 102 of the process 100, a layer of photoresist is deposited. This may be either a dry deposition process such as a vapor deposition process or a wet process such as a spin-on deposition process. The photoresist can be an EUV resist or metal-containing EUV rests. FIG. 2 presents an exemplary process by which a polymerized organometallic material may be formed to deposit a metal-containing EUV resist.
Returning to FIG. 1 , in addition to depositing a metal-containing EUV resist thin film on a semiconductor substrate at block 102 of the process 100, metal-containing EUV resist material may be formed on internal surfaces of the process chamber. The internal surfaces may include chamber walls, floors, and ceilings of the process chamber. Other internal surfaces may include a showerhead, nozzles, and substrate support surfaces. The metal-containing EUV resist material may form as a result of dry deposition processes, such as CVD or ALD processes. A thickness of the metal-containing EUV resist material formed on the internal surfaces may increase over time as a result of additional processing (e.g., deposition) operations being performed in the process chamber. The metal-containing EUV resist material is prone to flake off, shed particles, or peel from the internal surfaces of the process chamber to contaminate subsequent semiconductor substrates during processing.
At block 150 of the process 100, a dry chamber clean operation of the present disclosure may be performed after deposition of the metal-containing EUV resist thin film on the semiconductor substrate at block 102 of the process 100. This allows for deposition and dry cleaning to be performed in the same process chamber. However, it will be understood that the dry chamber clean may be performed in a different process chamber than the deposition operation in embodiments. In fact, the dry chamber clean may be performed subsequent to a bevel and/or backside clean, bake, development, or etch operation.
The dry-deposited metal-containing EUV photoresist films being removed are generally composed of Sn, O and C, but the same clean approaches can be extended to films of other metal oxide resists and materials. In addition, this approach can also be used for film strip and PR rework.
At block 104 of the process 100, an optional cleaning process is performed to clean a backside and/or bevel edge of the semiconductor substrate. The backside and/or bevel edge clean may non-selectively etch EUV resist film to equally remove film with various levels of oxidation or crosslinking on the substrate backside and bevel edge. During application of the EUV-patternable film, either by wet deposition processing or dry deposition processing, there may be some unintended deposition of resist material on the substrate bevel edge and/or backside. The unintended deposition may lead to undesirable particles later moving to a top surface of the semiconductor substrate and becoming particle defects. Moreover, this bevel edge and backside deposition can cause downstream processing problems, including contamination of the patterning (scanner) and development tools. Conventionally, removal of this bevel edge and backside deposition is done by wet cleaning techniques. For spin-coated photoresist material, this process is called edge bead removal (EBR) and is performed by directing a stream of solvent from above and below the bevel edge while the substrate is spinning. The same process can be applied to soluble organotin oxide-based resists deposited by vapor deposition techniques. The substrate bevel edge and/or backside clean may also be a dry clean process.
At block 150 of the process 100, a dry chamber clean operation of the present disclosure may be performed after a bevel edge and/or backside clean operation. This allows for bevel and/or backside clean and dry chamber clean to be performed in the same process chamber. However, it will be understood that the dry chamber clean may be performed in a different process chamber than the bevel edge and/or backside clean operation in some embodiments.
At block 106 of the process 100, an optional post-application bake (PAB) is performed after deposition of the EUV-patternable film and prior to EUV exposure. The PAB treatment may involve a combination of thermal treatment, chemical exposure, and moisture to increase the EUV sensitivity of the EUV-patternable film, reducing the EUV dose to develop a pattern in the EUV-patternable film.
At block 150 of the process 100, a dry chamber clean operation of the present disclosure may be performed after a PAB treatment. This allows for bake and dry chamber clean to be performed in the same process chamber. However, it will be understood that the dry chamber clean may be performed in a different process chamber than the PAB treatment operation in some embodiments.
At block 108 of the process 100, the metal-containing EUV resist film is exposed to EUV radiation to develop a pattern. Generally speaking, the EUV exposure causes a change in the chemical composition and cross-linking in the metal-containing EUV resist film, creating a contrast in etch selectivity that can be exploited for subsequent development. Following exposure of the metal-containing EUV resist film to EUV light, a photopatterned metal-containing EUV resist is provided. The photopatterned metal-containing EUV resist includes EUV-exposed and unexposed regions.
At block 110 of the process 100, an optional post-exposure bake (PEB) is performed to further increase contrast in etch selectivity of the photopatterned metal-containing EUV resist. The photopatterned metal-containing EUV resist can be thermally treated in the presence of various chemical species to facilitate cross-linking of the EUV-exposed regions of the photopatterned metal-containing EUV resist or simply baked on a hot plate in ambient air.
At block 150 of the process 100, a dry chamber clean operation of the present disclosure may be performed after a PEB treatment. This allows for bake and dry chamber clean to be performed in the same process chamber. However, it will be understood that the dry chamber clean may be performed in a different process chamber than the PEB treatment operation in some embodiments.
At block 112 of the process 100, the photopatterned metal-containing resist is developed to form a resist mask. In various embodiments, the exposed regions are removed (positive tone) or the unexposed regions are removed (negative tone). In some embodiments, development may include selective deposition on either the exposed or unexposed regions of the photopatterned metal-containing resist, followed by an etching operation. In various embodiments, these processes may be dry processes or wet processes. Examples of processes for development involve an organotin oxide-containing EUV-sensitive photoresist thin film (e.g., 10-30 nm thick, such as 20 nm), subjected to a EUV exposure dose and post-exposure bake, and then developed. The photoresist film may be, for example, deposited based on a gas phase reaction of an organotin precursor such as isopropyl(tris)(dimethylamino)tin and water vapor, or may be a spin-on film comprising tin clusters in an organic matrix. The photopatterned metal-containing resist is developed by exposure to a development chemistry. In some embodiments, the development chemistry includes a halide-containing chemistry.
At block 150 of the process 100, a dry chamber clean operation of the present disclosure may be performed after development. This allows for development and dry chamber clean to be performed in the same process chamber. However, it will be understood that the dry chamber clean may be performed in a different process chamber than the development operation in some embodiments. Moreover, it will be understood that the dry chamber clean may be performed in the same or different process chamber than an etch operation in some embodiments. The etch operation may be applied to etch a substrate underlayer of the semiconductor substrate.
Each of operations 102-112 is further elucidated below. In various embodiments, methods of the present technology combine all dry steps of film formation by vapor deposition, (EUV) lithographic photopatterning and dry development. In other embodiments, methods of the present technology include a wet deposition and a dry development, or a dry deposition and a wet development. In some processes, a substrate may directly go to a dry development/etch chamber following photopatterning in an EUV scanner. Such processes may avoid material and productivity costs associated with a wet development. Alternatively, a post exposure bake step during which the exposed regions undergo further crosslinking to form a denser SnO-like network may be conducted in the development chamber, or another chamber.
In some embodiments, a substrate may be provided to various processing environments to perform each of operations 102-112. For example, there may be a PR deposition environment, one or more thermal treatment environments for PAB and/or
PEB, a wafer cleaning environment, a scanning environment, and a PR development environment. As will be described below, in some embodiments one or more of these environments may be a station/pedestal within a chamber, a chamber having one or more pedestals, and/or a multi-chamber cluster tool having one or more chambers. In some embodiments, multiple operations may be performed in a single processing environment, e.g., a thermal treatment environment and a wafer cleaning environment may be the same processing environment, where both operations may be performed sequentially without moving the wafer to a different pedestal, chamber, or tool. In some embodiments, multiple processing environments may be within the same chamber or tool, e.g., a thermal treatment environment and a wafer cleaning environment may be at different stations within a quad-station module chamber. In some embodiments, a plurality of processing environments of the same type may be provided in the same tool, for example to enhance or optimize throughput in situations when one processing operation is much slower than another in a multi-operation wafer processing. Other combinations of the above-defined environments should be understood to be within the scope of this disclosure.
Without limiting the mechanism, function or utility of present technology, dry processes of the present technology may provide various benefits relative to wet development processes among those known in the art. For example, dry vapor deposition techniques described herein can be used to deposit thinner and more defect free films than can be applied using wet spin-coating techniques, and that the exact thickness of the deposited film can be modulated and controlled simply by increasing or decreasing the length of the deposition step or sequence. Accordingly, a dry process may provide more tunability and give further critical dimension (CD) control and scum removal. Dry development can improve performance (e.g., prevent line collapse due to surface tension in wet development) and enhance throughput (e.g., by avoiding wet development track). Other advantages may include eliminating the use of organic solvent developers, reduced sensitivity to adhesion issues, avoiding the need to apply and remove wet resist formulations (e.g., avoiding scumming and pattern distortion), improving line edge roughness, patterning directly over device topography, offering the ability to tune hardmask chemistry to the specific substrate and semiconductor device design, and a lack of other solubility-based limitations.
In some instances, a combination of wet and dry processing may be suitable or optimal, such as where substantial capital investment has been made in wet processing wafer processing apparatus whose performance can be enhanced by integrated dry processing and associated apparatus for some operations in a multi-operation process.
Therefore, this disclosure provides processes and apparatus configured for dry development of an EUV-photopatterned metal and/or metal oxide-containing resist as part of a EUV resist mask formation process. Various embodiments include combining all dry operations of film formation by vapor deposition, (EUV) lithographic photopatterning, and dry development. Various other embodiments include dry processing operations described herein advantageously combined with wet processing operations, for example, spin-on EUV photoresists (wet process), such as available from Inpria Corp., may be combined with dry development or other wet or dry processes as described herein. In various embodiments, the wafer clean may be a wet process as described herein, while other processes are dry processes. In further embodiments, a wet development process may be used in combination with (dry) vapor deposition of a PR film.

Lithographic Processing

FIGS. 3A-E illustrate another representative process flow for a metal photoresist hardmask formation process. Generally, a metal-containing film that is sensitive to a patterning agent such as photons, electrons, protons, ions or neutral species, such that the film can be patterned by exposure to one of these species, is deposited on a semiconductor substrate. The metal-containing film is then patterned by exposure to the patterning agent in a vacuum ambient to form the metal mask. This description references primarily metal-containing films, particularly where the metal is Sn, that are patterned by extreme ultraviolet lithography (EUV lithography (EUVL)), particularly EUVL having an EUV source which uses excited Sn droplets. Such films are referred to herein as EUV-sensitive films. However, it should be understood that other implementations are possible, including different metal-containing films and patterning agents/techniques.
Referring to FIG. 3A, a semiconductor substrate to be patterned 100 is shown. In a typical example, the semiconductor substrate 100 is a silicon wafer including partially-formed integrated circuits.
FIG. 3B illustrates a metal-containing film 102 that is sensitive to a patterning agent deposited on the semiconductor substrate 100. The metal-containing film may be a metal salt, for example a metal halide, or an organometallic compound sensitive to exposure to a patterning agent such that the metal-containing film gets decomposed to the base metal or is rendered sensitive to a subsequent development process. Suitable patterning agents may be photons, electrons, protons, ions or neutral species, such that the metal-containing film 102 can be patterned by exposure to one of these species by decomposition to the base metal or is rendered sensitive to a subsequent development process. In general, prior to the deposition, the semiconductor substrate 100 is placed in a reactor chamber for metal-containing film deposition under vacuum.
A blanket of the metal-containing film 102 can be formed by condensation from a suitable precursor (e.g., in a non-plasma CVD reactor, such as an Altus® CVD tool or an Aether® GP CVD tool, available from Lam Research Corporation, Fremont, Calif.). Suitable process conditions for this deposition via condensation include a deposition temperature between about 0 and 250° C., for example about from ambient temperature (e.g., 23° C.) to 150° C., and a reactor pressure of less than 20 Torr, for example maintained between 0.5 and 2 Torr at 60° C. Maintaining the precursor flow rate between about 100 and 1000 sccm allows for control of the deposition rate.
To prevent degradation due to water vapor, formation and transfer of the Sn-containing films is conducted in a vacuum-ambient. The formed film is then transferred to a EUV patterning tool and patterned via direct exposure, without the use of a photoresist, as illustrated in FIGS. 3C-D.
It should be noted that a EUVL tool typically operates at a higher vacuum than a deposition tool. If this is the case, it is desirable to increase the vacuum environment of the substrate during the transfer from the deposition to the patterning tool to allow the substrate and deposited metal-containing film to degas prior to entry into the patterning tool. This is so that the optics of the patterning tool are not contaminated by off-gassing from the substrate.
As shown in FIG. 3C, the patterning results in exposed metal-containing film regions of formed metal mask 102 a and unexposed regions 102 b of material to be removed by pattern development.
Referring to FIG. 3D, the pattern can then be developed. Development is further discussed elsewhere herein. In some embodiments, development of the pattern can occur simply by heating the substrate to volatilize the unexposed regions 102 b of the metal-containing film, so that only the exposed regions 102 a remain as a fully-formed metal mask. It should be noted that this pattern development operation may not require vacuum integration since a thermally and environmentally stable patterned metal mask may have been formed. It may also be desirable to conduct the pattern development outside the patterning tool to avoid contaminating the tool optics with any incompatible byproducts of the metal-containing film decomposition.
Referring to FIG. 3E, as an optional step, a pattern amplification can be done. For example selective ALD or electroless deposition (ELD) may be performed on the patterned substrate following the operations depicted in FIGS. 3C and/or 3D to build up the thickness of the metal mask with additional selectively deposited metal 106. This may be helpful to reduce optical transmission of the mask or make it more mechanically robust. Such amplification may be accomplished, for example, by adaptation of an electroless deposition process such as that described in U.S. Pat. Nos. 6,911,067, 6,794,288, 6,902,605 and 4,935,312, the disclosures of which in this regard are incorporated by reference herein.
For example, an initial lnm seed could be amplified to 10 nm in this way. Like the pattern development discussed with reference to FIG. 3D, this operation may not require vacuum integration since a thermally and environmentally stable patterned metal mask would have been formed before amplification.
One advantage of an all dry or partially dry film formation operation is that dry operations may be one-pass tunable processes. By changing various process conditions (as described below), an operation can be optimized. For example, a dry process for underlayer and PR deposition may be performed in two operations, while wet processes may require cleaning and bake operations before deposition of the PR film. Wet processes, by contrast, may require the use of pre-formulated solution that constrains process parameters, as well as additional passes of thermal treatment, cooling, and spin drying. A dry process may avoid any liquid solution drying steps and reduce PR delamination or line leaning/collapse.
Another advantage of an all dry or partially dry film formation operation is enhanced control over the processing environment. A wet, spin-on process may use pre-formulated solutions and be performed at ambient pressure. A dry process may be performed under vacuum with control of, e.g., pressure, humidity, oxygen, and temperature. In embodiments where integrated processes are performed on the same tool, chamber, or station, vacuum may be maintained between dry processes, which is advantageous to control the environment of the wafer during and between processing operations. Furthermore, integrated processes may allow for reduced queue time as processes are performed within the same tool, chamber, or station.

Deposition of Photoresist (PR)

As discussed above, the present disclosure provides methods for making imaging layers on semiconductor substrates, which may be patterned using EUV or other next generation lithographic techniques. Methods include those where polymerized organometallic materials are produced in a vapor and deposited on a substrate. In other embodiments, a spin-on formulation may be used.
The present technology provides methods by which EUV-sensitive thin films are deposited on a substrate, such films being operable as resists for subsequent EUV lithography and processing. Such EUV-sensitive films comprise materials which, upon exposure to EUV, undergo changes, such as the loss of bulky pendant substituents bonded to metal atoms in low density M-OH rich materials, allowing their crosslinking to denser M-O-M bonded metal oxide materials. Through EUV patterning, areas of the film are created that have altered physical or chemical properties relative to unexposed areas. These properties may be exploited in subsequent processing, such as to dissolve either unexposed or exposed areas, or to selectively deposit materials on either the exposed or unexposed areas. In some embodiments, the unexposed film has a hydrophobic surface and the exposed film has a hydrophilic surface (it being recognized that the hydrophilic properties of exposed and unexposed areas are relative to one another) under the conditions at which such subsequent processing is performed. For example, the removal of material may be performed by leveraging differences in chemical composition, density and cross-linking of the film. Removal may be by wet processing or dry processing, as further described below.
The thickness of the EUV-patternable film formed on the surface of the substrate may vary according to the surface characteristics, materials used, and processing conditions. In various embodiments, the film thickness may range from 0.5 nm to 100 nm, and is preferably of sufficient thickness to absorb most of the EUV light under the conditions of EUV patterning. For example, the overall absorption of the resist film may be 30% or less (e.g., 10% or less, or 5% or less) so that the resist material at the bottom of the resist film is sufficiently exposed. In some embodiments, the film thickness is from 10 to 20 nm. Without limiting the mechanism, function or utility of present disclosure, it is believed that, unlike wet, spin-coating processes of the art, the processes of the present disclosure have fewer restrictions on the surface adhesion properties of the substrate, and therefore can be applied to a wide variety of substrates. Moreover, as discussed above, the deposited films may closely conform to surface features, providing advantages in forming masks over substrates, such as substrates having underlying features, without “filling in” or otherwise planarizing such features.

Substrates

Substrates useful in the methods of the present technology may include any material construct suitable for lithographic processing, particularly for the production of integrated circuits and other semiconducting devices. In some embodiments, substrates are silicon wafers. Substrates may be silicon wafers upon which features have been created (“underlying topographical features”), having an irregular surface topography. (As referred to herein, the “surface” is a surface onto which a film of the present technology is to be deposited or that is to be exposed to EUV during processing.) Such underlying topographical features may include regions in which material has been removed (e.g., by etching) or regions in which materials have been added (e.g., by deposition) during processing prior to conducting a method of this technology. Such prior processing may include methods of this technology or other processing methods in an iterative process by which two or more layers of features are formed on the substrate. Without limiting the mechanism, function or utility of present technology, it is believed that, in some embodiments, methods of the present technology offer advantages relative to methods among those known in the art in which photolithographic films are deposited on the surface of substrates using spin casting methods. Such advantages may derive from the conformance of the films of the present technology to underlying features without “filling in” or otherwise planarizing such features, and the ability to deposit films on a wide variety of material surfaces.
In some embodiments, an incoming wafer can be prepared with a substrate surface of a desired material, with the uppermost material being the layer into which the resist pattern is transferred. While the material selection may vary depending on integration, it is generally desired to select a material which can be etched with high selectivity to (i.e., much faster than) the EUV resist or imaging layer. Suitable substrate materials can include various carbon—based films (e.g., ashable hard mask (AHM), silicon based films (e.g., SiOx, SiOxNy, SiOxCyNz), a-Si:H, poly-Si, or SiN), or any other (generally sacrificial) film applied to facilitate the patterning process.
In some embodiments, the substrate is a hard mask, which is used in lithographic etching of an underlying semiconductor material. The hard mask may comprise any of a variety of materials, including amorphous carbon (a-C), SnO_x, SiO₂, SiO_xN_y, SiO_xC, Si₃N₄, TiO₂, TiN, W, W-doped C, WO_x, HfO₂, ZrO₂, and Al₂O₃. For example, the substrate may preferably comprise SnO_x, such as SnO₂. In various embodiments, the layer may be from 1 nm to 100 nm thick, or from 2 nm to 10 nm thick.
In some embodiments, a substrate comprises an underlayer. An underlayer may be deposited on a hard mask or other layer and is generally underneath an imaging layer as described herein. An underlayer may be used to improve the sensitivity of a PR, increase EUV absorptivity, and/or increase the patterning performance of the PR. In cases where there are device features present on the substrate to be patterned which create significant topography, another important function of the underlayer can be to overcoat and planarize the existing topography so that the subsequent patterning step may be performed on a flat surface with all areas of the pattern in focus. For such applications, the underlayer (or at least one of multiple underlayers) may be applied using spin-coating techniques. When the photoresist material being employed possesses a significant inorganic component, for example it exhibits a predominately metal oxide framework, the underlayer may advantageously be a carbon-based film, applied either by spin-coating or by dry vacuum based deposition processes. The layer may include various ashable hard mask (AHM) films with carbon and hydrogen based compositions and may be doped with additional elements such as tungsten, boron, nitrogen, or fluorine. Methods and apparatus among those useful in such processes are described in U.S. Patent Application 62,909,4309, filed Oct. 2, 2019, incorporated by reference herein for its disclosure of the methods and apparatus.

Film Deposition

In various embodiments, the EUV-patternable films are made and deposited on the substrate using vapor deposition equipment and processes among those known in the art. In such processes, the polymerized organometallic material is formed in vapor phase or in situ on the surface of the substrate.
In general, methods comprise mixing a vapor stream of an organometallic precursor with a vapor stream of a counter-reactant so as to form a polymerized organometallic material, and depositing the organometallic material onto the surface of the semiconductor substrate. As will be understood by one of ordinary skill in the art, the mixing and depositing aspects of the process may be concurrent, in a substantially continuous process. Methods and apparatus among those useful in such processes are described in Application PCT/US2019/031618, filed May 9, 2019 and Application PCT/US2019/060742, filed Nov. 11, 2019, incorporated by reference herein for its disclosure of the methods and apparatus, in particular various organometallic precursors. EUV-sensitive thin films may be deposited on the semiconductor substrate, such films being operable as resists for subsequent EUV lithography and processing. Such EUV-sensitive thin films comprise materials which, upon exposure to EUV, undergo changes, such as the loss of bulky pendant substituents bonded to metal atoms in low density M-OH rich materials, allowing their crosslinking to denser M-O-M bonded metal oxide materials. Through EUV patterning, areas of the film are created that have altered physical or chemical properties relative to unexposed areas. These properties may be exploited in subsequent processing, such as to dissolve either unexposed or exposed areas, or to selectively deposit materials on either the exposed or unexposed areas. In some embodiments, the unexposed film has a more hydrophobic surface than the exposed film under the conditions at which such subsequent processing is performed. For example, the removal of material may be performed by leveraging differences in chemical composition, density and cross-linking of the film. Removal may be by wet processing or dry processing, as further described below.
The thin films are, in various embodiments, organometallic materials, for example organotin materials comprising tin oxide, or other metal oxide materials/moieties. The organometallic compounds may be made in a vapor phase reaction of an organometallic precursor with a counter reactant. In various embodiments, the organometallic compounds are formed through mixing specific combinations of organometallic precursors having bulky alkyl groups or fluoroalkyl with counter-reactants and polymerizing the mixture in the vapor phase to produce a low-density, EUV-sensitive material that deposits onto the semiconductor substrate.
In various embodiments, organometallic precursors comprise at least one alkyl group on each metal atom that can survive the vapor-phase reaction, while other ligands or ions coordinated to the metal atom can be replaced by the counter-reactants. Organometallic precursors include those of the formula:
M_aR_bL_c (Formula 1)
wherein: M is a metal with a high EUV absorption cross-section; R is alkyl, such as C_nH_2n+1, preferably wherein n≥2; L is a ligand, ion or other moiety which is reactive with the counter-reactant; a≥1; b≥1; and c≥1.
In various embodiments, M has an atomic absorption cross section equal to or greater than 1×10⁷cm²/mol. M may be, for example, selected from the group consisting of tin, hafnium, tellurium, bismuth, indium, antimony, germanium, and combinations thereof. In some embodiments, M is tin. R may be fluorinated, e.g., having the formula C_nF_XH_(2n+1). In various embodiments, R has at least one beta-hydrogen or beta-fluorine. For example, R may be selected from the group consisting of ethyl, i-propyl, n-propyl, t-butyl, i-butyl, n-butyl, sec- butyl, n-pentyl, i-pentyl, t-pentyl, sec-pentyl, and mixtures thereof. L may be any moiety readily displaced by a counter-reactant to generate an M-OH moiety, such as a moiety selected from the group consisting of amines (such as dialkylamino, monoalkylamino), alkoxy, carboxylates, halogens, and mixtures thereof.
Counter-reactants have the ability to replace the reactive moieties, ligands or ions (e.g., L in Formula 1, above) so as to link at least two metal atoms via chemical bonding. Counter-reactants can include water, peroxides (e.g., hydrogen peroxide), di- or polyhydroxy alcohols, fluorinated di- or polyhydroxy alcohols, fluorinated glycols, and other sources of hydroxyl moieties. In various embodiments, a counter-reactant reacts with the organometallic precursor by forming oxygen bridges between neighboring metal atoms.
Other potential counter-reactants include hydrogen sulfide and hydrogen disulfide, which can crosslink metal atoms via sulfur bridges. In other instances, Te-containing precursors may be used counter-reactants with or instead of water to form Te—Sn—Te—Sn cross-links, for example. Suitable tellurium co-reactants for use with Sn(NMe₂)x type precursors are RTeH or RTeD (D=deuterium) and R₂Te precursors, with R=alkyl groups, particularly t-butyl or isopropyl, such as t-butylTeD. For use with M(OR)x type precursors, Bis(trimethylsilyl)Te may be used, for example.
The thin films may include optional materials in addition to an organometallic precursor and counter-reactants to modify the chemical or physical properties of the film, such as to modify the sensitivity of the film to EUV or enhancing etch resistance. Such optional materials may be introduced, such as by doping during vapor phase formation prior to deposition on the semiconductor substrate, after deposition of the thin film, or both. In some embodiments, a gentle remote H₂plasma may be introduced so as to replace some Sn—L bonds with Sn—H, which can increase reactivity of the resist under EUV.
In various embodiments, the EUV-patternable films are made and deposited on the semiconductor substrate using vapor deposition equipment and processes among those known in the art. In such processes, the polymerized organometallic material is formed in vapor phase or in situ on the surface of the semiconductor substrate. Suitable processes include, for example, chemical vapor deposition (CVD), atomic layer deposition (ALD), and ALD with a CVD component, such as a discontinuous, ALD-like process in which metal precursors and counter-reactants are separated in either time or space.
In general, methods comprise mixing a vapor stream of an organometallic precursor with a vapor stream of a counter-reactant so as to form a polymerized organometallic material, and depositing the organometallic material onto the surface of the semiconductor substrate. In some embodiments, more than one organometallic precursor is included in the vapor stream. In some embodiments, more than one counter-reactant is included in the vapor stream. As will be understood by one of ordinary skill in the art, the mixing and depositing aspects of the process may be concurrent, in a substantially continuous process.
In an example continuous CVD process, two or more gas streams, in separate inlet paths, of organometallic precursor and source of counter-reactant are introduced to the deposition chamber of a CVD apparatus, where they mix and react in the gas phase, to form agglomerated polymeric materials (e.g., via metal-oxygen-metal bond formation). The streams may be introduced, for example, using separate injection inlets or a dual-plenum showerhead. The apparatus is configured so that the streams of organometallic precursor and counter-reactant are mixed in the chamber, allowing the organometallic precursor and counter-reactant to react to form a polymerized organometallic material. Without limiting the mechanism, function, or utility of present technology, it is believed that the product from such vapor-phase reaction becomes heavier in molecular weight as metal atoms are crosslinked by counter-reactants, and is then condensed or otherwise deposited onto the semiconductor substrate. In various embodiments, the steric hindrance of the bulky alkyl groups prevents the formation of densely packed network and produces smooth, amorphous, low-density films.
The CVD process is generally conducted at reduced pressures, such as from 10 milliTorr to 10 Torr. In some embodiments, the process is conducted at from 0.5 to 2 Torr. In some embodiments, the temperature of the semiconductor substrate is at or below the temperature of the reactant streams. For example, the substrate temperature may be from 0° C. to 250° C., or from ambient temperature (e.g., 23° C.) to 150° C. In various processes, deposition of the polymerized organometallic material on the substrate occurs at rates inversely proportional to surface temperature.
The thickness of the EUV-patternable film formed on the surface of the semiconductor substrate may vary according to the surface characteristics, materials used, and processing conditions. In various embodiments, the film thickness may range from 0.5 nm to 100 nm, and may be a sufficient thickness to absorb most of the EUV light under the conditions of EUV patterning. The EUV-patternable film may be able to accommodate absorption equal to or greater than 30%, thereby having significantly fewer EUV photons available towards the bottom of the EUV-patternable film. Higher EUV absorption leads to more cross-linking and densification near the top of an EUV-exposed film compared to the bottom of the EUV-exposed film. Though efficient utilization of EUV photons may occur with EUV-patternable films having higher overall absorption, it will be understood that in some instances, the EUV-patternable film may be less than about 30%. For comparison, the maximum overall absorption of most other resist films are less than 30% (e.g., 10% or less, or 5% or less) so that the resist material at the bottom of the resist film is sufficiently exposed. In some embodiments, the film thickness is from 5 nm to 40 nm or from 10 nm to 20 nm. Without limiting the mechanism, function, or utility of present disclosure, it is believed that, unlike wet, spin-coating processes of the art, the processes of the present disclosure have fewer restrictions on the surface adhesion properties of the substrate, and therefore can be applied to a wide variety of substrates. Moreover, as discussed above, the deposited films may closely conform to surface features, providing advantages in forming masks over substrates, such as substrates having underlying features, without “filling in” or otherwise planarizing such features.
In some embodiments of the techniques discussed herein, another strategy that can further improve the EUV sensitivity in a PR film is to create a film where the film composition is vertically graded, resulting in depth-dependent EUV sensitivity. In a homogenous PR with a high absorption coefficient, the decreasing light intensity throughout the film depth necessitates a higher EUV dose to ensure the bottom is sufficiently exposed. By increasing the density of atoms with high EUV absorptivity at the bottom of the film relative to the top of the film (i.e., by creating a gradient with increasing EUV absorption) it becomes possible to more efficiently utilize available EUV photons while more uniformly distributing absorption (and the effects of secondary electrons) towards the bottom of more highly absorbing films.
The strategy of engineering a vertical composition gradient in a PR film is particularly applicable to dry deposition methods such as CVD and ALD and can be realized by tuning the flow ratios between different reactants during deposition. The type of composition gradients that can be engineered include: the ratios between different high-absorbing metals, the percentage of metal atoms that have EUV- cleavable bulky groups, the percentages of bulky groups or counter-reactants that contain high-absorbing elements (such as Te, and I), and combinations of the above. Further discussion of vertically graded films is found in Application PCT/US20/70172, filed Jun. 24, 2020, incorporated by reference herein for its disclosure of the methods and apparatus.

Backside/Bevel Clean

During application of an EUV photoresist film to a substrate, either by conventional wet, e.g., spin-on, processing or dry deposition as described herein, there may be some unintended deposition of resist material on the wafer bevel edge and/or backside. This bevel edge and backside deposition can cause downstream processing problems, including contamination of the patterning (scanner) and development tools. Conventionally, removal of this bevel edge and backside deposition is done by wet cleaning techniques.
The current state-of-the-art for cleaning spin-coated metal-organic photoresists is by wet-clean processing. An edge bead removal (EBR) is performed on a wet track on both the front and the backside of a wafer. A nozzle is positioned over the edge of the wafer on both the frontside and the backside of the wafer, and solvent is dispensed while the wafer is rotating. An organic solvent (for example: PGME, PGMEA, 2-heptanone) dissolves the photoresist on the edge, cleaning the bevel edge region. If the backside is contaminated, the wafer needs to go to another wet clean station for backside cleaning of the wafer. For spin-coating, the wafer region contacting the chuck typically remains clean and a separate backside clean is not always used. Additional cleans such as dilute hydrofluoric acid (dHF), dilute hydrochloric acid (dHCl), dilute sulfuric acid, or standard clean 1 (SC-1) may be necessary to reduce metals contamination. Before entering the EUV scanner, a backside scrub is commonly performed.
Solvents used in wet-clean processing inherently have issues of high cost for both acquisition and disposal. Such solvents may become hazardous to the environment and present health concerns. Wet-clean processing may be limited by uniformity of removal of the EUV resist material on the bevel edge regions. Due to surface tension and vapor concerns, the removal is often wavy and does not result in crisp removal of the EUV resist material at the bevel edge regions. Additionally, backsplashes using organic solvents can generate defects on the frontside of the wafer. The wet-clean processing is typically performed in a stand-alone tool/chamber, and so wafers need to be transferred after deposition in between tools/chambers. This can result in contamination of the tools/chambers used in backside and/or bevel edge cleaning.
Described herein is a cleaning process to clean a backside and/or bevel edge of the semiconductor substrate. The backside and/or bevel edge clean may non-selectively etch EUV resist film to equally remove film with various levels of oxidation or crosslinking on the substrate backside and bevel edge. During application of the EUV-patternable film, either by wet deposition processing or dry deposition processing, there may be some unintended deposition of resist material on the substrate bevel edge and/or backside. The unintended deposition may lead to undesirable particles later moving to a top surface of the semiconductor substrate and becoming particle defects. Moreover, this bevel edge and backside deposition can cause downstream processing problems, including contamination of the patterning (scanner) and development tools. Conventionally, removal of this bevel edge and backside deposition is done by wet cleaning techniques. For spin-coated photoresist material, this process is called edge bead removal (EBR) and is performed by directing a stream of solvent from above and below the bevel edge while the substrate is spinning The same process can be applied to soluble organotin oxide-based resists deposited by vapor deposition techniques.
The substrate bevel edge and/or backside clean may also be a dry clean process. In some embodiments, the dry clean process involves a vapor and/or plasma having one or more of the following gases: HBr, HCl, HI, BCl₃, SOCl₂, Cl₂, BBr₃, H₂, O₂, PCl₃, CH₄, methanol, ammonia, formic acid, NF₃, HF. In some embodiments, the dry clean process may use the same chemistries as a dry development process described herein. For example, the bevel edge and backside clean may use hydrogen halide development chemistry. For the backside and bevel edge clean process, the vapor and/or the plasma has to be limited to a specific region of the substrate to ensure that only the backside and the bevel are removed, without any film degradation on a frontside of the substrate.
Process conditions may be optimized for bevel edge and backside clean. In some embodiments, higher temperature, higher pressure, and/or higher reactant flow may lead to increased etch rate. Suitable process conditions for a dry bevel edge and backside clean may be: reactant flow of 100-10000 sccm (e.g., 500 sccm HCl, HBr, HI, or H₂and Cl₂or Br₂, BCl₃or H₂), temperature of 20 to 140° C. (e.g., 80° C.), pressure of 20-1000 mTorr (e.g., 100 mTorr), plasma power of 0 to 500 W at high frequency (e.g., 13.56 MHz), and for a time of about 10 to 20 seconds, dependent on the photoresist film and composition and properties. ft should be understood that while these conditions are suitable for some processing reactors, e.g., a Kiyo etch tool available from Lam Research Corporation, Fremont, Calif., a wider range of process conditions may be used according to the capabilities of the processing reactor.
Further discussion of bevel edge and backside cleaning is found in Application PCT/US20/70187, filed Jun. 25, 2020, and/or in Application PCT/US20/39615, filed Jun. 25, 2020, incorporated by reference herein for all purposes.

PR Rework

The dry-cleaning operation may alternatively be extended to a full photoresist removal or photoresist “rework” in which an applied EUV photoresist is removed and the semiconductor substrate prepared for photoresist reapplication, such as when the original photoresist is damaged or otherwise defective. Photoresist rework should be accomplished without damaging the underlying semiconductor substrate, so an oxygen-based etch should be avoided. Instead, variants of halide-containing chemistries as described herein may be used. It will be understood that the photoresist rework operation may be applied at any stage during the process 100. Thus, the photoresist rework operation may be applied after photoresist deposition, after bevel edge and backside clean, after PAB treatment, after EUV exposure, after PEB treatment, or after development. In some embodiments, the photoresist rework may be performed for non-selective removal of exposed and unexposed regions of the photoresist but selective to an underlayer.
In some embodiments, the photoresist rework process involves a vapor and/or plasma having one or more of the following gases: HBr, HCl, HI, BCl₃, Cl₂, BBr₃, H₂, PCl₃, CH₄, methanol, ammonia, formic acid, NF₃, HF. In some embodiments, the photoresist rework process may use the same chemistries as a dry development process described herein. For example, the photoresist rework may use hydrogen halide development chemistry.
Process conditions may be optimized for the photoresist rework. In some embodiments, higher temperature, higher pressure, and/or higher reactant flow may lead to increased etch rate. Suitable process conditions for a photoresist rework may be: reactant flow of 100-500 sccm (e.g., 500 sccm HCl, HBr, HI, BCl₃or H₂and Cl₂or Br₂), temperature of 20 to 140° C. (e.g., 80° C.), pressure of 20-1000 mTorr (e.g., 300 mTorr), plasma power of 300 to 800 W (e.g., 500 W) at high frequency (e.g., 13.56 MHz), wafer bias of 0 to 200 Y_b(a higher bias may be used with harder underlying substrate materials) and for a time of about 20 seconds to 3 minutes, sufficient to completely remove the EUV photoresist, dependent on the photoresist film and composition and properties. It should be understood that while these conditions are suitable for some processing reactors, e.g., a Kiyo etch tool available from Lam Research Corporation, Fremont, Calif., a wider range of process conditions may be used according to the capabilities of the processing reactor.
Further discussion of bevel edge and backside cleaning, or PR rework, is found in Application PCT/US20/39615, filed Jun. 25, 2020, incorporated by reference herein for all purposes.

PAB/Softbake

Photolithography processes typically involve one or more bake steps, to facilitate the chemical reactions required to produce chemical contrast between exposed and unexposed areas of the photoresist. For high volume manufacturing (HVM), such bake steps are typically performed on tracks where the wafers are baked on a hot-plate at a pre-set temperature under ambient-air or in some cases N₂flow. More careful control of the bake ambient as well as introduction of additional reactive gas component in the ambient during these bake steps can help further reduce the dose requirement and/or improve pattern fidelity.
According to various aspects of this disclosure, one or more post treatments to metal and/or metal oxide-based photoresists after deposition (e.g., post-application bake (PAB)) and/or exposure (e.g., post-exposure bake (PEB)) are capable of increasing material property differences between exposed and unexposed photoresist and therefore decreasing dose to size (DtS), improving PR profile, and improving line edge and width roughness (LER/LWR) after subsequent dry development. The PAB treatment may involve a combination of thermal treatment, chemical exposure, and moisture to increase the EUV sensitivity of the EUV-patternable film, reducing the EUV dose to develop a pattern in the EUV-patternable film. The PAB treatment temperature may be tuned and optimized for increasing the sensitivity of the EUV-patternable film. For example, the treatment temperature may be between about 90° C. and about 200° C. or between about 150° C. and about 190° C. In some embodiments, the PAB treatment may be conducted with a pressure between atmospheric and vacuum, and a treatment duration of about 1 to 15 minutes, for example about 2 minutes. In some embodiments, the PAB treatment is conducted at a temperature between about 100° C. to 200° C. for about 1 minute to 2 minutes.
At block 108 of the process 100, the metal-containing EUV resist film is exposed to EUV radiation to develop a pattern. Generally speaking, the EUV exposure causes a change in the chemical composition and cross-linking in the metal-containing EUV resist film, creating a contrast in etch selectivity that can be exploited for subsequent development.
The metal-containing EUV resist film may then be patterned by exposing a region of the film to EUV light, typically under relatively high vacuum. EUV devices and imaging methods among those useful herein include methods known in the art. In particular, as discussed above, exposed areas of the film are created through EUV patterning that have altered physical or chemical properties relative to unexposed areas. For example, in exposed areas, metal-carbon bond cleavage may occur, as through a beta-hydride elimination, leaving behind reactive and accessible metal hydride functionality that can be converted to hydroxide and cross-linked metal oxide moieties via metal-oxygen bridges during a subsequent post-exposure bake (PEB) step. This process can be used to create chemical contrast for development as a negative tone resist. In general, a greater number of beta-H in the alkyl group results in a more sensitive film. This can also be explained as weaker Sn—C bonding with more branching. Following exposure, the metal-containing EUV resist film may be baked, so as to cause additional cross-linking of the metal oxide film. The difference in properties between exposed and unexposed areas may be exploited in subsequent processing, such as to dissolve unexposed areas or to deposit materials on the exposed areas. For example the pattern can be developed using a dry method to form a metal oxide-containing mask.
In particular, in various embodiments, the hydrocarbyl-terminated tin oxide present on the surface is converted to hydrogen-terminated tin oxide in the exposed region(s) of an imaging layer, particularly when the exposure is performed in a vacuum using EUV. However, removing exposed imaging layers from vacuum into air, or the controlled introduction of oxygen, ozone, H₂O₂, or water, can result in the oxidation of surface Sn—H into Sn—OH. The difference in properties between exposed and unexposed regions may be exploited in subsequent processing, such as by reacting the irradiated region, the unirradiated region, or both, with one or more reagents to selectively add material to or remove material from the imaging layer.
Without limiting the mechanism, function or utility of present technology, EUV exposure, for example, at doses of from 10 mJ/cm²to 100 mJ/cm²results in the cleavage of Sn—C bonds resulting is loss of the alkyl substituent, alleviating steric hindrance and allowing the low-density film to collapse. In addition, reactive metal-H bond generated in the beta-hydride elimination reactions can react with neighboring active groups such as hydroxyls in the film, leading to further cross-linking and densification, and creating chemical contrast between exposed and unexposed region(s).
Following exposure of the metal-containing EUV resist film to EUV light, a photopatterned metal-containing EUV resist is provided. The photopatterned metal-containing EUV resist includes EUV-exposed and unexposed regions.
In some embodiments, a post-exposure bake (PEB) is performed to further increase contrast in etch selectivity of the photopatterned metal-containing EUV resist. The photopatterned metal-containing EUV resist can be thermally treated in the presence of various chemical species to facilitate cross-linking of the EUV-exposed regions or simply baked on a hot plate in ambient air, for example between 150° C. and 250° C. for between one and five minutes (e.g., 190° C. for two minutes).
In various embodiments, a bake strategy involves careful control of the bake ambient, introduction of reactive gases, and/or careful control of the ramping rate of the bake temperature. Examples of useful reactive gases include e.g., air, H₂O, H₂O₂vapor, CO₂, CO, O₂, O₃, CH₄, CH₃OH, N₂, H₂, NH₃, N₂O, NO, alcohol, acetyl acetone, formic acid, Ar, He, or their mixtures. The PEB treatment is designed to (1) drive complete evaporation of organic fragments that are generated during EUV exposure and (2) oxidize any Sn—H, Sn—Sn, or Sn radical species generated by EUV exposure into metal hydroxide, and (3) facilitate cross-linking between neighboring Sn—OH groups to form a more densely crosslinked SnO₂-like network. The bake temperature is carefully selected to achieve optimal EUV lithographic performance. Too low a PEB temperature would lead to insufficient cross-linking, and consequently less chemical contrast for development at a given dose. Too high a PEB temperature would also have detrimental impacts, including severe oxidation and film shrinkage in the unexposed region (the region that is removed by development of the patterned film to form the mask in this example), as well as, undesired interdiffusion at the interface between the photopatterned metal-containing EUV resist and an underlayer, both of which can contribute to loss of chemical contrast and an increase in defect density due to insoluble scum. The PEB treatment temperature may be between about 100° C. and about 300° C., between about 170° C. and about 290° C., or between about 200° C. and about 240° C. In some embodiments, the PEB treatment may be conducted with a pressure between atmospheric and vacuum, and a treatment duration of about 1 to 15 minutes, for example about 2 minutes. In some embodiments, PEB thermal treatment may be repeated to further increase etch selectivity.
Additionally, the ramping rate of the bake temperature in either PAB or PEB treatments is another useful process parameter that can be manipulated to fine-tune the cross-linking/etch selectivity results. Alternatively, the PAB and PEB thermal process can be done in either a single operation or multiple operations using different process conditions such as ambient gases or mixtures, temperatures, pressures, etc. for each operation, to modulate the PR properties and therefore to tune different etch selectivity.
In alternate embodiment, either or both of the post-application and past-exposure treatments may involve a remote plasma process, together with or instead or thermal processing, to generate radicals for to react with the metal-containing photoresist to modify its material properties. In such implementations, the radicals may be generated from the same or different gas species.
In various embodiments, treating the metal-containing photoresist to modify material properties of the metal-containing photoresist both precedes and follows exposing the metal-containing photoresist to EUV lithography (e.g., PAB and PEB). Further discussion of PAB and PEB operations is found in U.S. Patent Application 62/970,020, filed Feb. 4, 2020, and Application PCT/US20/70171, filed Jun. 24, 2020, incorporated by reference herein for all purposes.

EUV Scanner

Extreme ultraviolet (EUV) lithography can extend lithographic technology beyond its optical limits by moving to smaller imaging source wavelengths achievable with current photolithography methods to pattern small critical dimension features. EUV light sources at approximately 13.5 nm wavelength can be used for leading-edge lithography tools, also referred to as scanners. The EUV radiation is strongly absorbed in a wide range of solid and fluid materials including quartz and water vapor, and so operates in a vacuum.
The present technology also provides methods wherein the imaging layer is patterned by exposing a region of the imaging layer to irradiation, such as EUV, DUV or e-beam. In such patterning, the radiation is focused on one or more regions of the imaging layer. The exposure is typically performed such that imaging layer film comprises one or more regions that are not exposed to the radiation. The resulting imaging layer may comprise a plurality of exposed and unexposed regions, creating a pattern consistent with the creation of transistor or other features of a semiconductor device, formed by addition or removal of material from the substrate in subsequent processing of the substrate. EUV, DUV and e-beam radiation methods and equipment among useful herein include methods and equipment known in the art.
A vacuum-integrated metal hardmask process and related vacuum-integrated hardware that combines film formation (deposition/condensation) and optical lithography with the result of greatly improved EUV lithography (EUVL) performance—e.g. reduced line edge roughness—is disclosed herein.
In various embodiments described herein, a deposition (e.g., condensation) process (e.g., ALD or MOCVD carried out in a PECVD tool, such as the Lam Vector®) can be used to form a thin film of a metal-containing film, such a photosensitive metal salt or metal-containing organic compound (organometallic compound), with a strong absorption in the EUV (e.g., at wavelengths on the order of 10-20 nm), for example at the wavelength of the EUVL light source (e.g., 13.5 nm=91.8 eV). This film photo-decomposes upon EUV exposure and forms a metal mask that is the pattern transfer layer during subsequent etching (e.g., in a conductor etch tool, such as the Lam 2300® Kiyo®).
Following deposition, the EUV-patternable thin film is patterned by exposure to a beam of EUV light, typically under relatively high vacuum. For EUV exposure, the metal-containing film can then be deposited in a chamber integrated with a lithography platform (e.g., a wafer stepper such as the TWINSCAN NXE: 3300B® platform supplied by ASML of Veldhoven, NL) and transferred under vacuum so as not to react before exposure. Integration with the lithography tool is facilitated by the fact that EUVL also requires a greatly reduced pressure given the strong optical absorption of the incident photons by ambient gases such as H₂O, O₂, etc. In other embodiments, the photosensitive metal film deposition and EUV exposure may be conducted in the same chamber.
It should also be noted that while this disclosure primarily references EUVL as a patterning technique, alternative embodiments could use a focused beam of electrons, ions or neutral species to directly write the pattern onto the blanket mask, where these steps are also performed in vacuum. In-situ chamber cleaning may be used if byproducts condense on the reflective optics of the EUVL system.
In particular, as discussed above, areas of the film are created through EUV patterning that have altered physical or chemical properties relative to unexposed areas. For example, in exposed areas, metal-carbon bond cleavage may occur via beta-hydride elimination, leaving behind reactive and accessible metal hydride functionality that can be converted to hydroxide and cross-linked metal oxide moieties via metal-oxygen bridges, which can be used to create chemical contrast either as a negative tone resist or as a template for hard mask. In general, a greater number of beta-H in the alkyl group results in a more sensitive film. Following exposure, the film may be baked, so as to cause additional cross-linking of the metal oxide film.
Without limiting the mechanism, function or utility of present technology, EUV exposure, for example, at doses of from 10 mJ/cm²to 100 mJ/cm², may alleviate steric hindrance and provide space for the low-density film to collapse. In addition, reactive metal-H bond generated in the beta-hydride elimination reactions can react with neighboring active groups such as hydroxyls in the film, leading to further cross-linking and densification, and creating chemical contrast between exposed and unexposed area.
The vacuum-integration of film deposition and lithography processes and apparatus described herein provides EUV-sensitive metal film deposition and subsequently patterning directly by direct EUV exposure in a vacuum ambient to prevent their decomposition or degradation. EUVL is done in a vacuum to avoid degradation of the incident 13.5nm light flux by optical absorption of ambient gases. Among the advantages of described vacuum-integrated hardmask processes are: Vacuum operation of the EUV system opens up the possibility of using compounds that are oxygen and moisture sensitive; vacuum integration of the deposition system with the EUV system in an apparatus enables use of these materials. Photo decomposition of a metal precursor creates a non-linear reaction where the photo decomposition is enhanced by the increased adsorption of the metal film. Metals are better at thermalization of high energy secondary electrons than photoresist, thereby improving contrast or LER. Using metal film directly as masks or with pattern amplification allows much thinner films and reduce required exposure times. Metal films make better hardmasks for etch and decrease the thickness required from a mask perspective. Moreover, further development and optimization of materials compatible with the EUV vacuum and optics, organometalic precursors with appropriate dose thresholds for metal deposition, and nucleation films with multiple photo decomposition events to eliminate a nucleation site in a given space may proceed in accordance with the processes described herein.
Further discussion of lithographic irradiation operations is found in U.S. patent application Ser. 14/610,038, filed Jan. 30, 2015, incorporated by reference herein for all purposes.

Post Exposure Bake

As describe above, photolithography processes typically involve one or more bake steps to facilitate the chemical reactions required to produce chemical contrast between exposed and unexposed areas of the photoresist. Baking may be performed after depositing an imaging layer/before EUV exposure (e.g., post-application bake (PAB)) and/or exposure to EUV (e.g., post-exposure bake (PEB)).
In various embodiments, a bake strategy involves careful control of the bake ambient, introduction of reactive gases, and/or careful control of the ramping rate of the bake temperature. In some embodiments, the PEB strategies discussed above may be used. Such strategies can be particularly useful for metal oxide based EUV photoresist (PR).
In a typical EUV lithography work flow, the spin-on metal oxide resist materials typically experience two bake steps: one after the application of the resist to evaporate any residual solvent absorbed in the film, and another after EUV exposure. The second bake, commonly referred to as PEB, is designed for multiple purposes: 1) to drive complete evaporation of the organic fragments that are generated during EUV exposure; 2) to oxidize the metal hydride species (the other product from the beta-H elimination reaction during EUV exposure) into metal hydroxide; and 3) to facilitate the cross-linking between neighboring —OH groups and form a cross-linked metal oxide network. The bake temperature is carefully selected to achieve optimal EUV lithographic performance. Too low a PEB temperature would lead to incomplete removal of organic fragments as well as insufficient cross-linking, and consequently less chemical contrast for development at a given dose. Too high a PEB temperature would also have detrimental impacts, including severe oxidation and film shrinkage in the unexposed area (the area that is removed by development of the patterned film to form the mask in this example), as well as, undesired interdiffusion at the interface between PR and an underlayer, both of which will contribute to loss of chemical contrasts and an increase in defect density due to insoluble scum. Having the bake temperature and bake time as the only knobs, the tunability and process window is often very limited.
As discussed above, careful control on the bake ambient and introduction of reactive gas species during the PEB process, as described herein, provides an additional chemistry knob to fine-tune the cross-linking process. The ability to tune the kinetics of cross-linking behavior in PR materials would provide a wider process window that would allow for further optimization of lithographic performance by minimizing interdiffusion and other relevant defect formation mechanisms. Additionally, the ramping rate of the bake temperature and control of pressure (atmospheric pressure and below) are another useful process parameters that can be manipulated to fine-tune the cross-linking process.
Further discussion of PAB and PEB operations is found in U.S. Patent Application 62/970,020, filed Feb. 4, 2020, and Application PCT/US20/70171, filed Jun. 24, 2020, incorporated by reference herein for all purposes.

Pattern Development After EUV Exposure

Following EUV exposure and potentially a PEB, the selectivity between exposed and unexposed regions of the imaging layer is exploited by dry development, wet development, or area-selective ALD. For example, dry or wet development processes may remove the unexposed regions and leave the exposed regions. The subsequent processing of the imaging layer, following EUV exposure, will depend on the substrate materials and the desired features of the semiconducting device made using the substrate. For example, features may be created on the substrate by various lithographic techniques, such as films which become selectively soluble in dry or liquid developers in either exposed (positive tone) or unexposed (negative tone) areas defined by a patterned exposure tool.
Dry development can improve performance (e.g., prevent line collapse due to surface tension in wet development) and enhance throughput (e.g., by avoiding the need for a wet development track). Other advantages of dry development and/or all-dry processing may include eliminating the use of organic solvent developers, reduced sensitivity to adhesion issues, increased EUV absorption for improved dose efficiency, and a lack of solubility-based limitations.
EUV Photoresist Dry Development
As discussed above, exposed areas of a film are created through EUV patterning that have altered physical or chemical properties relative to unexposed areas. For example, in exposed areas, metal-carbon bond cleavage may occur via beta-hydride elimination, leaving behind reactive and accessible metal hydride functionality that can be converted to hydroxide and cross-linked metal oxide moieties via metal-oxygen bridges, which can be used to create chemical contrast either as a negative tone resist or as a template for hard mask. In general, a greater number of beta-H in the alkyl group results in a more sensitive film. Following exposure, the film may be baked, so as to cause additional cross-linking of the metal oxide film.
The difference in properties between exposed and unexposed areas may be exploited in subsequent processing, such as to dissolve unexposed areas or to deposit materials on the exposed areas. For example the pattern can be developed using a dry method to form a metal oxide-containing mask. Methods and apparatus among those useful in such processes are described in Application PCT/US2019/067540, filed Dec. 19, 2019, Application PCT/US20/39615, filed Jun. 25, 2020, and U.S. Pat. App. No. 62/912,330, filed Oct. 8, 2019 incorporated by reference herein for its disclosure of the methods and apparatus.
In thermal development processes, the photopatterned metal-containing EUV resist is exposed to development chemistry at a temperature that is optimized for etch selectivity between exposed and unexposed regions. Lower temperatures may increase contrast in etch selectivity while higher temperatures may decrease contrast in etch selectivity. In some embodiments, a temperature may be between about −60° C. and about 120° C., between about −20° C. and about 60° C., or between about −20° C. and about 20° C., such as about −10° C. Chamber pressure may be tuned, where chamber pressure may influence etch selectivity between exposed and unexposed regions during development. In some embodiments, the chamber pressure may be relatively low and accompanied without dilution, where the chamber pressure may be between about 0.1 mTorr and about 300 mTorr, between about 0.2 mTorr and about 100 mTorr, or between about 0.5 mTorr and about 50 mTorr. In some embodiments, the chamber pressure may be between about 20 mTorr and about 800 mTorr, or between about 20 mTorr and about 500 mTorr, such as about 300 mTorr. In some embodiments, the chamber pressure may be relatively high with high flow and accompanied by dilution, where the chamber pressure may be between about 100 Torr and about 760 Torr or between about 200 Torr and about 760 Torr. Reactant flow rate may be tuned, where reactant flow may influence etch selectivity between exposed and unexposed regions during development. In some embodiments, reactant flow may be between about 50 sccm and about 2000 sccm, between about 100 sccm and about 2000 sccm, or between about 100 sccm and about 1000 sccm, such as about 500 sccm. In instances with high flow, reactant flow may be between about 1 L and about 10 L. Duration of exposure may be tuned in the thermal development process. The duration of exposure may depend on how much resist is desired to be removed, development chemistry, amount of crosslinking in the resist, and composition and properties of the resist, among other factors. In some embodiments, duration of exposure may be between about 5 seconds and about 5 minutes, between about 10 seconds and about 3 minutes, or between about 10 seconds and about 1 minute.
Thermal development processes may expose the photopatterned metal-containing EUV resist to certain halide-containing chemistries in the vapor or liquid phase. In some embodiments, the development chemistry includes a hydrogen halide, hydrogen and halogen gas, boron trichloride, an organic halide, an acyl halide, a carbonyl halide, a thionyl halide, or mixtures thereof. A hydrogen halide can include but is not limited to HF, HCl, HBr, and HI. For example, the hydrogen halide can be HCl or HBr. Hydrogen and halogen gas can include but is not limited to hydrogen gas (H₂) mixed with F₂, Cl₂, Br₂, or I₂. Boron trichloride (BCl₃) may be used in combination with any of the aforementioned hydrogen halides or hydrogen and halogen gases. An organic halide can include but is not limited to C_xH_yF_z, C_xH_yCl_z, C_xH_yBr_z, and C_XH_yI_z, where x, y, and z are values equal to or greater than 0. An acyl halide can include but is not limited to CH3COF, CH₃COCl, CH₃COBr, and CH₃COI. A carbonyl halide can include but is not limited to COF₂, COCl₂, COBr₂, and COI₂. A thionyl halide can include but is not limited to SOF₂, SOCl₂, SoBr₂, and SOI₂. In some embodiments, the halide-containing chemistry may be flowed with or without inert/carrier gas such as He, Ne, Ar, Xe, and N₂.
The thermal development process may be done without plasma. By applying a non-plasma thermal approach, productivity can be significantly improved as multiple wafers can be batch developed, at the same time in a low-cost thermal vacuum chamber/oven. However, in some embodiments, the thermal development process may be followed by exposure to plasma. Subsequent exposure to plasma may occur for desorption, descumming, smoothing, or other processing operations.
In plasma development processes, the photopatterned metal-containing EUV resist is exposed to development chemistry including radicals/ions of one or more gases.
A process chamber for processing the semiconductor substrate may be a plasma-generating chamber or coupled to a plasma-generating chamber remote from the process chamber. Dry development may occur by remote plasma in some embodiments. The plasma-generating chamber may be an inductively-coupled plasma (ICP) reactor, transformer-coupled plasma (TCP) reactor, or capacitively-coupled plasma (CCP) reactor, employing equipment and techniques among those known in the art. An electromagnetic field acts on the one or more gases to produce a plasma in the plasma-generating chamber. Ions and/or radicals from the remote plasma may interact with the photopatterned metal-containing EUV resist. In some embodiments, a vacuum line is coupled to the process chamber for pressure control, and a development chemistry line may be coupled to the plasma-generating chamber for delivery of the one or more gases into the plasma-generating chamber. The process chamber may include one or more heaters for temperature control, such as heaters coupled to a substrate support in the process chamber for substrate temperature control. In some embodiments, the process chamber interior can be coated with corrosion resistant films, such as organic polymers or inorganic coatings. One such coating is polytetrafluoroethylene (PTFE), e.g., Teflon 1M. Such materials can be used in thermal processes of this disclosure without risk of removal by plasma exposure.
In plasma development processes, the photopatterned metal-containing EUV resist is exposed to remote plasma under conditions that are optimized for etch selectivity between exposed and unexposed regions. The conditions may be optimized for generating a gentle plasma, where a gentle plasma can be characterized by high pressure and low power. Chamber pressure may be tuned, where chamber pressure may influence etch selectivity between exposed and unexposed regions during development. In some embodiments, the chamber pressure may be equal to or greater than about 5 mTorr, or equal to or greater than about 15 mTorr. In some embodiments, the chamber pressure may be relatively high with high flow and accompanied by dilution, where the chamber pressure may be between about 100 Torr and about 760 Torr or between about 200 Torr and about 760 Torr. RF power levels may be tuned, where RF power may affect etch selectivity, roughness, descumming, and other characteristics of development. In some embodiments, the RF power may be equal to or less than about 1000 W, equal to or less than about 800 W, or equal to or less than about 500 W. Temperature may be tuned, where temperature may influence various aspects of development such as etch selectivity. In some embodiments, a temperature may be between about −60° C. and about 300° C., between about 0° C. and about 300° C., or between about 30° C. and about 120° C. Gas flow rate may be tuned, where gas flow may influence etch selectivity between exposed and unexposed regions during development. In some embodiments, gas flow rate is between about 50 sccm and about 2000 sccm, between about 100 sccm and about 2000 sccm, or between about 200 sccm and about 1000 sccm, such as about 500 sccm. Duration of exposure may be tuned in the plasma development process. The duration of exposure may depend on how much resist is desired to be removed, development chemistry, amount of crosslinking in the resist, and composition and properties of the resist, among other factors. In some embodiments, duration of exposure may be between about 1 second and about 50 minutes, between about 3 seconds and about 20 minutes, or between about 10 seconds and about 6 minutes.
Plasma development processes may expose the photopatterned metal-containing EUV resist to radicals of certain halide-containing gases. In some embodiments, the radicals are generated from a remote plasma source. For example, the plasma development may expose the photopatterned metal-containing EUV resist to radicals of hydrogen and halide gases generated from the remote plasma source. In some embodiments, a halide-containing gas includes a hydrogen halide, hydrogen and halogen gas, boron trichloride, an organic halide, an acyl halide, a carbonyl halide, a thionyl halide, or mixtures thereof. A hydrogen halide can include but is not limited to hydrogen fluoride (HF), hydrogen chloride (HC1), hydrogen bromide (HBr), and hydrogen iodide (HI). For example, the hydrogen halide may be HCl or HBr. Hydrogen and halogen gas can include but is not limited to hydrogen gas (H₂) mixed with fluorine gas (F₂), chlorine gas (Cl₂), bromine gas (Br₂), or iodine gas (I₂). An organic halide can include but is not limited to C_xH_yF_z, C_xH_yCl_z, C_xH_yBr_z, and C_xH_yI_z, where x, y, and z are values equal to or greater than 0. An acyl halide can include but is not limited to CH₃COF, CH₃COCl, CH₃COBr, and CH₃COI. A carbonyl halide can include but is not limited to COF₂, COCl₂, COBr₂, and COI₂. A thionyl halide can include but is not limited to SOF₂, SOCl₂, SoBr₂, and SOI₂. In some embodiments, the halide-containing gas may be flowed with or without inert/carrier gas such as He, Ne, Ar, Xe, and N₂.

Descum/Smoothing/Curing

In some instances, there may be scum (material in the open portions of the unexposed, for example, regions of the EUV resist after development, most likely with high metal concentrations, like clusters), or roughness (the same composition, but on the sidewalls of the etched features in the developed pattern). Both of these challenges can be largely attributed to stochastics and the non-optimal Gaussian distribution of the light resulting in partially or fully exposed material in areas where the resist should remain unexposed or vice versa.
Process conditions for a descumming and smoothing operations may be controlled during or after development. In some embodiments, reactant flow may be between about 50 sccm and about 1000 sccm or between about 100 sccm and about 500 sccm, such as about 500 sccm He. In some embodiments, a temperature may be between about −60° C. and about 120° C., between about −20° C. and about 60° C., or between about 20° C. and about 40° C., such as about 20° C. In some embodiments, chamber pressure may be between about 1 mTorr and about 300 mTorr, between about 5 mTorr and about 100 mTorr, between about 5 mTorr and about 20 mTorr, such as about 10 mTorr. The plasma power may be relatively low with high ion energy. In some embodiments, plasma power may be between about 50 W and about 1000 W, between about 100 W and about 500 W, or between about 100 W and about 300 W, such as about 300 W. In some embodiments, the wafer bias is between about 10 V and about 500 V, between about 50 V and about 300 V, such as about 200 V. The plasma may be generated using a high RF frequency. In some embodiments, the RF frequency is 13.56 MHz. The duration of exposure to inert gas plasma may be relatively short so as to avoid excess exposure to UV radiation during plasma exposure. In some embodiments, the duration of exposure is between about 0.5 seconds and about 5 seconds, between about 1 second and about 3 seconds, such as about 2 seconds.
The He desorption descum and cleaning of the unexposed resist residue can have the collateral benefit of curing the exposed resist to harden it thereby enhancing its hard mask function in subsequent operations to etch the underlying substrate. This resist hardening is achieved by exposure of the EUV exposed resist to UV radiation generated by the He plasma, which may be continued after the descum/smoothing is complete with the bias turned off. The He plasma curing may alternatively be performed if no descum/smoothing is needed or performed.
In some embodiments, the He plasma descum/smoothing may be cycled with dry development, as described above, for enhanced results. In this way, most of the organic component of the unexposed, for example, region of the pattern is removed by the dry development, then a short He plasma operation can remove some of the concentrated metal at the surface, opening up access to the remaining underlying organic material, that can then be removed in a subsequent dry development operation/cycle. Another cycle of He plasma may be used to remove any remaining metal to leave a clean and smooth feature surface. The cycling can be continued until all or substantially all the scum and roughness residue is removed to leave a clean and smooth feature surface.
In some embodiments, He desorption descum and smoothing may be used with a wet development process. Wet development has very high selectivity and has been shown to exhibit clear on/off behavior, resulting in inability of a wet development process to remove areas that were mistakenly partially or fully exposed. The remaining residues are then left after the wet development process, resulting in scumming and high line edge and width roughness. Interestingly, due to the tunability of the dry development process in which the etch rate and selectivity can be tuned based on multiple knobs, (e.g., time, temperature, pressure, gas/flow) it can be further applied to descum and smooth metal containing resist lines by removing these partially exposed residues.

Apparatus

Current EUV resist coating technology typically uses a spin-on resist which is applied in atmosphere. This technique does not allow for atmospheric control or influence and only allows only a single chemical mixture to be applied for the entire film stack.
A chamber as shown in Figures #AW and #AX below incorporates a number of elements to enable the dry deposition of EUV resist, including a four-zone electrostatic chuck to deliver temperature control of the wafer substrate to +/−0.5 C, and a four precursor vapor delivery system plumbed to a dual plenum gas distribution plate.
In various embodiments, the chamber, gas distribution plate and related delivery plumbing are all heated to prevent the condensation of any of the precursors.
In various embodiments, a gas box is also incorporated to deliver the needed gas constituents to the chamber.
In various embodiments, the ESC is RF-powered to enhance the cleaning capability of the chamber.
In various embodiments, the gate valve and all interior chamber components are heated to prevent or minimize the deposition other than on the wafer surface.
In various embodiments, a gas exclusion ring is used around the periphery of the wafer to prevent deposition on the backside and on the top edge bevel.
Among the innovations in these designs is in coupling different technical elements into one chamber to achieve a desired deposition performance. The uniformity of the wafer temperature, the gradiated distribution of the chemical constituents through the gas distribution plate, the deposition exclusion ring, and the heated chamber surfaces work in conjunction in various embodiments, to achieve remarkable film properties.
In some embodiments a dual plenum fractal (DPF) showerhead may be used during operations described herein. The dual-plenum fractal showerheads discussed herein may be configured to evenly distribute processing gases to a processing volume located above a semiconductor wafer in a semiconductor processing chamber. This may help promote more uniform wafer processing, as the entire wafer surface will generally be simultaneously exposed to such a process gas, as opposed to, for example, a showerhead where process gas flows out of the center of the showerhead for some time before flowing out of the periphery of the showerhead. Further details of a DPF showerhead are described in U.S. Pat. App. No. 62/914,616, titled DUAL PLENUM SHOWERHEAD, the disclosure of which is incorporated herein at least relating to configuration of a process chamber.
FIG. 4 depicts a schematic illustration of an embodiment of process station 400 having a process chamber body 402 for maintaining a low-pressure environment that is suitable for implementation of described dry development, clean, rework, descum and smoothing embodiments. A plurality of process stations 400 may be included in a common low pressure process tool environment. For example, FIG. 5 depicts an embodiment of a multi-station processing tool 500, such as a VECTOR® processing tool available from Lam Research Corporation, Fremont, Calif.. In some embodiments, one or more hardware parameters of the process station 400 including those discussed in detail below may be adjusted programmatically by one or more computer controllers 450.
A process station may be configured as a module in a cluster tool. FIG. 7 depicts a semiconductor process cluster tool architecture with vacuum-integrated deposition and patterning modules suitable for implementation of the embodiments described herein. Such a cluster process tool architecture can include resist deposition, resist exposure (EUV scanner), resist dry development and etch modules, as described above and further below with reference to FIGS. 6 and 7 .
In some embodiments, certain of the processing functions can be performed consecutively in the same module, for example dry development and etch. Embodiments of this disclosure are directed to methods and apparatus for receiving a wafer, including a photopatterned EUV resist thin film layer disposed on a layer or layer stack to be etched, to a dry development/etch chamber following photopatterning in an EUV scanner; dry developing photopatterned EUV resist thin film layer; and then etching the underlying layer using the patterned EUV resist as a mask, as described herein.
Returning to FIG. 4 , process station 400 fluidly communicates with reactant delivery system 401 a for delivering process gases to a distribution showerhead 406. Reactant delivery system 401 a optionally includes a mixing vessel 404 for blending and/or conditioning process gases, for delivery to showerhead 406. One or more mixing vessel inlet valves 420 may control introduction of process gases to mixing vessel 404. Where plasma exposure is used, plasma may also be delivered to the showerhead 406 or may be generated in the process station 400. As noted above, in at least some embodiments, non-plasma thermal exposure is favored.
FIG. 4 includes an optional vaporization point 403 for vaporizing liquid reactant to be supplied to the mixing vessel 404. In some embodiments, a liquid flow controller (LFC) upstream of vaporization point 403 may be provided for controlling a mass flow of liquid for vaporization and delivery to process station 400. For example, the LFC may include a thermal mass flow meter (MFM) located downstream of the LFC. A plunger valve of the LFC may then be adjusted responsive to feedback control signals provided by a proportional-integral-derivative (PID) controller in electrical communication with the MFM.
Showerhead 406 distributes process gases toward substrate 412. In the embodiment shown in FIG. 4 , the substrate 412 is located beneath showerhead 406 and is shown resting on a pedestal 408. Showerhead 406 may have any suitable shape, and may have any suitable number and arrangement of ports for distributing process gases to substrate 412.
In some embodiments, pedestal 408 may be raised or lowered to expose substrate 412 to a volume between the substrate 412 and the showerhead 406. It will be appreciated that, in some embodiments, pedestal height may be adjusted programmatically by a suitable computer controller 450.
In some embodiments, pedestal 408 may be temperature controlled via heater 410. In some embodiments, the pedestal 408 may be heated to a temperature of greater than 0° C. and up to 300° C. or more, for example 50 to 120° C., such as about 65 to 80° C., during non-plasma thermal exposure of a photopatterned resist to dry development chemistry, such as HBr, HCl, or BCl₃, as described in disclosed embodiments.
Further, in some embodiments, pressure control for process station 400 may be provided by a butterfly valve 418. As shown in the embodiment of FIG. 4 , butterfly valve 418 throttles a vacuum provided by a downstream vacuum pump (not shown). However, in some embodiments, pressure control of process station 400 may also be adjusted by varying a flow rate of one or more gases introduced to the process station 400.
In some embodiments, a position of showerhead 406 may be adjusted relative to pedestal 408 to vary a volume between the substrate 412 and the showerhead 406. Further, it will be appreciated that a vertical position of pedestal 408 and/or showerhead 406 may be varied by any suitable mechanism within the scope of the present disclosure. In some embodiments, pedestal 408 may include a rotational axis for rotating an orientation of substrate 412. It will be appreciated that, in some embodiments, one or more of these example adjustments may be performed programmatically by one or more suitable computer controllers 450.
Where plasma may be used, for example in gentle plasma-based dry development embodiments and/or etch operations conducted in the same chamber, showerhead 406 and pedestal 408 electrically communicate with a radio frequency (RF) power supply 414 and matching network 416 for powering a plasma. In some embodiments, the plasma energy may be controlled by controlling one or more of a process station pressure, a gas concentration, an RF source power, an RF source frequency, and a plasma power pulse timing. For example, RF power supply 414 and matching network 416 may be operated at any suitable power to form a plasma having a desired composition of radical species. Examples of suitable powers are up to about 500W.
In some embodiments, instructions for a controller 450 may be provided via input/output control (IOC) sequencing instructions. In one example, the instructions for setting conditions for a process phase may be included in a corresponding recipe phase of a process recipe. In some cases, process recipe phases may be sequentially arranged, so that all instructions for a process phase are executed concurrently with that process phase.
In some embodiments, instructions for setting one or more reactor parameters may be included in a recipe phase. For example, a recipe phase may include instructions for setting a flow rate of a dry development chemistry reactant gas, such as HBr or HCl, and time delay instructions for the recipe phase. In some embodiments, the controller 450 may include any of the features described below with respect to system controller 550 of FIG. 5 .
As described above, one or more process stations may be included in a multi-station processing tool. FIG. 5 shows a schematic view of an embodiment of a multi-station processing tool 500 with an inbound load lock 502 and an outbound load lock 504, either or both of which may include a remote plasma source. A robot 506 at atmospheric pressure is configured to move wafers from a cassette loaded through a pod 508 into inbound load lock 502 via an atmospheric port 510. A wafer is placed by the robot 506 on a pedestal 512 in the inbound load lock 502, the atmospheric port 510 is closed, and the load lock is pumped down. Where the inbound load lock 502 includes a remote plasma source, the wafer may be exposed to a remote plasma treatment to treat the silicon nitride surface in the load lock prior to being introduced into a processing chamber 514. Further, the wafer also may be heated in the inbound load lock 502 as well, for example, to remove moisture and adsorbed gases. Next, a chamber transport port 516 to processing chamber 514 is opened, and another robot (not shown) places the wafer into the reactor on a pedestal of a first station shown in the reactor for processing. While the embodiment depicted in FIG. 5 includes load locks, it will be appreciated that, in some embodiments, direct entry of a wafer into a process station may be provided.
The depicted processing chamber 514 includes four process stations, numbered from 1 to 4 in the embodiment shown in FIG. 5 . Each station has a heated pedestal (shown at 518 for station 1), and gas line inlets. It will be appreciated that in some embodiments, each process station may have different or multiple purposes. For example, in some embodiments, a process station may be switchable between dry development and etch process modes. Additionally or alternatively, in some embodiments, processing chamber 514 may include one or more matched pairs of dry development and etch process stations. While the depicted processing chamber 514 includes four stations, it will be understood that a processing chamber according to the present disclosure may have any suitable number of stations. For example, in some embodiments, a processing chamber may have five or more stations, while in other embodiments a processing chamber may have three or fewer stations.
FIG. 5 depicts an embodiment of a wafer handling system 590 for transferring wafers within processing chamber 514. In some embodiments, wafer handling system 590 may transfer wafers between various process stations and/or between a process station and a load lock. It will be appreciated that any suitable wafer handling system may be employed. Non-limiting examples include wafer carousels and wafer handling robots. FIG. 5 also depicts an embodiment of a system controller 550 employed to control process conditions and hardware states of process tool 500. System controller 550 may include one or more memory devices 556, one or more mass storage devices 554, and one or more processors 552. Processor 552 may include a CPU or computer, analog, and/or digital input/output connections, stepper motor controller boards, etc.
In some embodiments, system controller 550 controls all of the activities of process tool 500. System controller 550 executes system control software 558 stored in mass storage device 554, loaded into memory device 556, and executed on processor 552. Alternatively, the control logic may be hard coded in the controller 550. Applications Specific Integrated Circuits, Programmable Logic Devices (e.g., field-programmable gate arrays, or FPGAs) and the like may be used for these purposes. In the following discussion, wherever “software” or “code” is used, functionally comparable hard coded logic may be used in its place. System control software 558 may include instructions for controlling the timing, mixture of gases, gas flow rates, chamber and/or station pressure, chamber and/or station temperature, wafer temperature, target power levels, RF power levels, substrate pedestal, chuck and/or susceptor position, and other parameters of a particular process performed by process tool 500. System control software 558 may be configured in any suitable way. For example, various process tool component subroutines or control objects may be written to control operation of the process tool components used to carry out various process tool processes. System control software 558 may be coded in any suitable computer readable programming language.
In some embodiments, system control software 558 may include input/output control (IOC) sequencing instructions for controlling the various parameters described above. Other computer software and/or programs stored on mass storage device 554 and/or memory device 556 associated with system controller 550 may be employed in some embodiments. Examples of programs or sections of programs for this purpose include a substrate positioning program, a process gas control program, a pressure control program, a heater control program, and a plasma control program.
A substrate positioning program may include program code for process tool components that are used to load the substrate onto pedestal 518 and to control the spacing between the substrate and other parts of process tool 500.
A process gas control program may include code for controlling various gas compositions (e.g., HBr or HCl gas as described herein) and flow rates and optionally for flowing gas into one or more process stations prior to deposition in order to stabilize the pressure in the process station. A pressure control program may include code for controlling the pressure in the process station by regulating, for example, a throttle valve in the exhaust system of the process station, a gas flow into the process station, etc.
A heater control program may include code for controlling the current to a heating unit that is used to heat the substrate. Alternatively, the heater control program may control delivery of a heat transfer gas (such as helium) to the substrate.
A plasma control program may include code for setting RF power levels applied to the process electrodes in one or more process stations in accordance with the embodiments herein.
A pressure control program may include code for maintaining the pressure in the reaction chamber in accordance with the embodiments herein.
In some embodiments, there may be a user interface associated with system controller 550. The user interface may include a display screen, graphical software displays of the apparatus and/or process conditions, and user input devices such as pointing devices, keyboards, touch screens, microphones, etc.
In some embodiments, parameters adjusted by system controller 550 may relate to process conditions. Non-limiting examples include process gas composition and flow rates, temperature, pressure, plasma conditions (such as RF bias power levels), etc. These parameters may be provided to the user in the form of a recipe, which may be entered utilizing the user interface.
Signals for monitoring the process may be provided by analog and/or digital input connections of system controller 550 from various process tool sensors. The signals for controlling the process may be output on the analog and digital output connections of process tool 500. Non-limiting examples of process tool sensors that may be monitored include mass flow controllers, pressure sensors (such as manometers), thermocouples, etc. Appropriately programmed feedback and control algorithms may be used with data from these sensors to maintain process conditions.
System controller 550 may provide program instructions for implementing the above-described deposition processes. The program instructions may control a variety of process parameters, such as DC power level, RF bias power level, pressure, temperature, etc. The instructions may control the parameters to operate dry development and/or etch processes according to various embodiments described herein.
The system controller 550 will typically include one or more memory devices and one or more processors configured to execute the instructions so that the apparatus will perform a method in accordance with disclosed embodiments. Machine-readable media containing instructions for controlling process operations in accordance with disclosed embodiments may be coupled to the system controller 550.
In some implementations, the system controller 550 is part of a system, which may be part of the above-described examples. Such systems can include semiconductor processing equipment, including a processing tool or tools, chamber or chambers, a platform or platforms for processing, and/or specific processing components (a wafer pedestal, a gas flow system, etc.). These systems may be integrated with electronics for controlling their operation before, during, and after processing of a semiconductor wafer or substrate. The electronics may be referred to as the “controller,” which may control various components or subparts of the system or systems. The system controller 550, depending on the processing conditions and/or the type of system, may be programmed to control any of the processes disclosed herein, including the delivery of processing gases, temperature settings (e.g., heating and/or cooling), pressure settings, vacuum settings, power settings, radio frequency (RF) generator settings, RF matching circuit settings, frequency settings, flow rate settings, fluid delivery settings, positional and operation settings, wafer transfers into and out of a tool and other transfer tools and/or load locks connected to or interfaced with a specific system.
Broadly speaking, the system controller 550 may be defined as electronics having various integrated circuits, logic, memory, and/or software that receive instructions, issue instructions, control operation, enable cleaning operations, enable endpoint measurements, and the like. The integrated circuits may include chips in the form of firmware that store program instructions, digital signal processors (DSPs), chips defined as application specific integrated circuits (ASICs), and/or one or more microprocessors, or microcontrollers that execute program instructions (e.g., software). Program instructions may be instructions communicated to the system controller 550 in the form of various individual settings (or program files), defining operational parameters for carrying out a particular process on or for a semiconductor wafer or to a system. The operational parameters may, in some embodiments, be part of a recipe defined by process engineers to accomplish one or more processing steps during the fabrication of one or more layers, materials, metals, oxides, silicon, silicon dioxide, surfaces, circuits, and/or dies of a wafer.
The system controller 550, in some implementations, may be a part of or coupled to a computer that is integrated with, coupled to the system, otherwise networked to the system, or a combination thereof. For example, the system controller 550 may be in the “cloud” or all or a part of a fab host computer system, which can allow for remote access of the wafer processing. The computer may enable remote access to the system to monitor current progress of fabrication operations, examine a history of past fabrication operations, examine trends or performance metrics from a plurality of fabrication operations, to change parameters of current processing, to set processing steps to follow a current processing, or to start a new process. In some examples, a remote computer (e.g. a server) can provide process recipes to a system over a network, which may include a local network or the Internet. The remote computer may include a user interface that enables entry or programming of parameters and/or settings, which are then communicated to the system from the remote computer. In some examples, the system controller 550 receives instructions in the form of data, which specify parameters for each of the processing steps to be performed during one or more operations. It should be understood that the parameters may be specific to the type of process to be performed and the type of tool that the system controller 550 is configured to interface with or control. Thus as described above, the system controller 550 may be distributed, such as by including one or more discrete controllers that are networked together and working towards a common purpose, such as the processes and controls described herein. An example of a distributed controller for such purposes would be one or more integrated circuits on a chamber in communication with one or more integrated circuits located remotely (such as at the platform level or as part of a remote computer) that combine to control a process on the chamber.
Without limitation, example systems may include a plasma etch chamber or module, a deposition chamber or module, a spin-rinse chamber or module, a metal plating chamber or module, a clean chamber or module, a bevel edge etch chamber or module, a physical vapor deposition (PVD) chamber or module, a chemical vapor deposition (CVD) chamber or module, an ALD chamber or module, an atomic layer etch (ALE) chamber or module, an ion implantation chamber or module, a track chamber or module, an EUV lithography chamber (scanner) or module, a dry development chamber or module, and any other semiconductor processing systems that may be associated or used in the fabrication and/or manufacturing of semiconductor wafers.
As noted above, depending on the process step or steps to be performed by the tool, the system controller 550 might communicate with one or more of other tool circuits or modules, other tool components, cluster tools, other tool interfaces, adjacent tools, neighboring tools, tools located throughout a factory, a main computer, another controller, or tools used in material transport that bring containers of wafers to and from tool locations and/or load ports in a semiconductor manufacturing factory.
Inductively coupled plasma (ICP) reactors which, in certain embodiments, may be suitable for etch operations suitable for implementation of some embodiments, are now described. Although ICP reactors are described herein, in some embodiments, it should be understood that capacitively coupled plasma reactors may also be used.
FIG. 6 schematically shows a cross-sectional view of an inductively coupled plasma apparatus 600 appropriate for implementing certain embodiments or aspects of embodiments such as dry development and/or etch, an example of which is a Kiyo® reactor, produced by Lam Research Corp. of Fremont, Calif. In other embodiments, other tools or tool types having the functionality to conduct the dry development and/or etch processes described herein may be used for implementation.
The inductively coupled plasma apparatus 600 includes an overall process chamber 624 structurally defined by chamber walls 601 and a window 611. The chamber walls 601 may be fabricated from stainless steel or aluminum. The window 611 may be fabricated from quartz or other dielectric material. An optional internal plasma grid 650 divides the overall process chamber into an upper sub-chamber 602 and a lower sub chamber 603. In most embodiments, plasma grid 650 may be removed, thereby utilizing a chamber space made of sub chambers 602 and 603. A chuck 617 is positioned within the lower sub-chamber 603 near the bottom inner surface. The chuck 617 is configured to receive and hold a semiconductor wafer 619 upon which the etching and deposition processes are performed. The chuck 617 can be an electrostatic chuck for supporting the wafer 619 when present. In some embodiments, an edge ring (not shown) surrounds chuck 617, and has an upper surface that is approximately planar with a top surface of the wafer 619, when present over chuck 617. The chuck 617 also includes electrostatic electrodes for chucking and dechucking the wafer 619. A filter and DC clamp power supply (not shown) may be provided for this purpose. Other control systems for lifting the wafer 619 off the chuck 617 can also be provided. The chuck 617 can be electrically charged using an RF power supply 623. The RF power supply 623 is connected to matching circuitry 621 through a connection 627. The matching circuitry 621 is connected to the chuck 617 through a connection 625. In this manner, the RF power supply 623 is connected to the chuck 617. In various embodiments, a bias power of the electrostatic chuck may be set at about 50V or may be set at a different bias power depending on the process performed in accordance with disclosed embodiments. For example, the bias power may be between about 20 Vb and about 100 V, or between about 30 V and about 150 V.
Elements for plasma generation include a coil 633 is positioned above window 611. In some embodiments, a coil is not used in disclosed embodiments. The coil 633 is fabricated from an electrically conductive material and includes at least one complete turn. The example of a coil 633 shown in FIG. 6 includes three turns. The cross sections of coil 633 are shown with symbols, and coils having an “X” extend rotationally into the page, while coils having a “●” extend rotationally out of the page. Elements for plasma generation also include an RF power supply 641 configured to supply RF power to the coil 633. In general, the RF power supply 641 is connected to matching circuitry 639 through a connection 645. The matching circuitry 639 is connected to the coil 633 through a connection 643. In this manner, the RF power supply 641 is connected to the coil 633. An optional Faraday shield 649 a is positioned between the coil 633 and the window 611. The Faraday shield 649 a may be maintained in a spaced apart relationship relative to the coil 633. In some embodiments, the Faraday shield 649 a is disposed immediately above the window 611. In some embodiments, the Faraday shield 649 b is between the window 611 and the chuck 617. In some embodiments, the Faraday shield 649 b is not maintained in a spaced apart relationship relative to the coil 633. For example, the Faraday shield 649 b may be directly below the window 611 without a gap. The coil 633, the Faraday shield 649 a, and the window 611 are each configured to be substantially parallel to one another. The Faraday shield 649 a may prevent metal or other species from depositing on the window 611 of the process chamber 624.
Process gases may be flowed into the process chamber through one or more main gas flow inlets 660 positioned in the upper sub-chamber 602 and/or through one or more side gas flow inlets 670. Likewise, though not explicitly shown, similar gas flow inlets may be used to supply process gases to a capacitively coupled plasma processing chamber. A vacuum pump, e.g., a one or two stage mechanical dry pump and/or turbomolecular pump 640, may be used to draw process gases out of the process chamber 624 and to maintain a pressure within the process chamber 624. For example, the vacuum pump may be used to evacuate the lower sub-chamber 603 during a purge operation of ALD. A valve-controlled conduit may be used to fluidically connect the vacuum pump to the process chamber 624 so as to selectively control application of the vacuum environment provided by the vacuum pump. This may be done employing a closed loop-controlled flow restriction device, such as a throttle valve (not shown) or a pendulum valve (not shown), during operational plasma processing. Likewise, a vacuum pump and valve controlled fluidic connection to the capacitively coupled plasma processing chamber may also be employed.
During operation of the apparatus 600, one or more process gases may be supplied through the gas flow inlets 660 and/or 670. In certain embodiments, process gas may be supplied only through the main gas flow inlet 660, or only through the side gas flow inlet 670. In some cases, the gas flow inlets shown in the figure may be replaced by more complex gas flow inlets, one or more showerheads, for example. The Faraday shield 649 a and/or optional grid 650 may include internal channels and holes that allow delivery of process gases to the process chamber 624. Either or both of Faraday shield 649 a and optional grid 650 may serve as a showerhead for delivery of process gases. In some embodiments, a liquid vaporization and delivery system may be situated upstream of the process chamber 624, such that once a liquid reactant or precursor is vaporized, the vaporized reactant or precursor is introduced into the process chamber 624 via a gas flow inlet 660 and/or 670.
Radio frequency power is supplied from the RF power supply 641 to the coil 633 to cause an RF current to flow through the coil 633. The RF current flowing through the coil 633 generates an electromagnetic field about the coil 633. The electromagnetic field generates an inductive current within the upper sub-chamber 602. The physical and chemical interactions of various generated ions and radicals with the wafer 619 etch features of and selectively deposit layers on the wafer 619.
If the plasma grid 650 is used such that there is both an upper sub-chamber 602 and a lower sub-chamber 603, the inductive current acts on the gas present in the upper sub-chamber 602 to generate an electron-ion plasma in the upper sub-chamber 602. The optional internal plasma grid 650 limits the amount of hot electrons in the lower sub-chamber 603. In some embodiments, the apparatus 600 is designed and operated such that the plasma present in the lower sub-chamber 603 is an ion-ion plasma.
Both the upper electron-ion plasma and the lower ion-ion plasma may contain positive and negative ions, though the ion-ion plasma will have a greater ratio of negative ions to positive ions. Volatile etching and/or deposition byproducts may be removed from the lower sub-chamber 603 through port 622. The chuck 617 disclosed herein may operate at elevated temperatures ranging between about 10° C. and about 250° C. The temperature will depend on the process operation and specific recipe.
Apparatus 600 may be coupled to facilities (not shown) when installed in a clean room or a fabrication facility. Facilities include plumbing that provide processing gases, vacuum, temperature control, and environmental particle control. These facilities are coupled to apparatus 600, when installed in the target fabrication facility. Additionally, apparatus 600 may be coupled to a transfer chamber that allows robotics to transfer semiconductor wafers into and out of apparatus 600 using typical automation.
In some embodiments, a system controller 630 (which may include one or more physical or logical controllers) controls some or all of the operations of a process chamber 624. The system controller 630 may include one or more memory devices and one or more processors. In some embodiments, the apparatus 600 includes a switching system for controlling flow rates and durations when disclosed embodiments are performed. In some embodiments, the apparatus 600 may have a switching time of up to about 600 ms, or up to about 750 ms. Switching time may depend on the flow chemistry, recipe chosen, reactor architecture, and other factors.
In some implementations, the system controller 630 is part of a system, which may be part of the above-described examples. Such systems can include semiconductor processing equipment, including a processing tool or tools, chamber or chambers, a platform or platforms for processing, and/or specific processing components (a wafer pedestal, a gas flow system, etc.). These systems may be integrated with electronics for controlling their operation before, during, and after processing of a semiconductor wafer or substrate. The electronics may be integrated into the system controller 630, which may control various components or subparts of the system or systems. The system controller , depending on the processing parameters and/or the type of system, may be programmed to control any of the processes disclosed herein, including the delivery of processing gases, temperature settings (e.g., heating and/or cooling), pressure settings, vacuum settings, power settings, radio frequency (RF) generator settings, RF matching circuit settings, frequency settings, flow rate settings, fluid delivery settings, positional and operation settings, wafer transfers into and out of a tool and other transfer tools and/or load locks connected to or interfaced with a specific system.
Broadly speaking, the system controller 630 may be defined as electronics having various integrated circuits, logic, memory, and/or software that receive instructions, issue instructions, control operation, enable cleaning operations, enable endpoint measurements, and the like. The integrated circuits may include chips in the form of firmware that store program instructions, digital signal processors (DSPs), chips defined as application specific integrated circuits (ASICs), and/or one or more microprocessors, or microcontrollers that execute program instructions (e.g., software). Program instructions may be instructions communicated to the controller in the form of various individual settings (or program files), defining operational parameters for carrying out a particular process on or for a semiconductor wafer or to a system. The operational parameters may, in some embodiments, be part of a recipe defined by process engineers to accomplish one or more processing steps during the fabrication or removal of one or more layers, materials, metals, oxides, silicon, silicon dioxide, surfaces, circuits, and/or dies of a wafer.
The system controller 630, in some implementations, may be a part of or coupled to a computer that is integrated with, coupled to the system, otherwise networked to the system, or a combination thereof. For example, the controller may be in the “cloud” or all or a part of a fab host computer system, which can allow for remote access of the wafer processing. The computer may enable remote access to the system to monitor current progress of fabrication operations, examine a history of past fabrication operations, examine trends or performance metrics from a plurality of fabrication operations, to change parameters of current processing, to set processing steps to follow a current processing, or to start a new process. In some examples, a remote computer (e.g. a server) can provide process recipes to a system over a network, which may include a local network or the Internet. The remote computer may include a user interface that enables entry or programming of parameters and/or settings, which are then communicated to the system from the remote computer. In some examples, the system controller 630 receives instructions in the form of data, which specify parameters for each of the processing steps to be performed during one or more operations. It should be understood that the parameters may be specific to the type of process to be performed and the type of tool that the controller is configured to interface with or control. Thus as described above, the system controller 630 may be distributed, such as by including one or more discrete controllers that are networked together and working towards a common purpose, such as the processes and controls described herein. An example of a distributed controller for such purposes would be one or more integrated circuits on a chamber in communication with one or more integrated circuits located remotely (such as at the platform level or as part of a remote computer) that combine to control a process on the chamber.
Without limitation, example systems may include a plasma etch chamber or module, a deposition chamber or module, a spin-rinse chamber or module, a metal plating chamber or module, a clean chamber or module, a bevel edge etch chamber or module, a physical vapor deposition (PVD) chamber or module, a chemical vapor deposition (CVD) chamber or module, an ALD chamber or module, an ALE chamber or module, an ion implantation chamber or module, a track chamber or module, an EUV lithography chamber (scanner) or module, a dry development chamber or module, and any other semiconductor processing systems that may be associated or used in the fabrication and/or manufacturing of semiconductor wafers.
As noted above, depending on the process step or steps to be performed by the tool, the controller might communicate with one or more of other tool circuits or modules, other tool components, cluster tools, other tool interfaces, adjacent tools, neighboring tools, tools located throughout a factory, a main computer, another controller, or tools used in material transport that bring containers of wafers to and from tool locations and/or load ports in a semiconductor manufacturing factory.
EUVL patterning may be conducted using any suitable tool, often referred to as a scanner, for example the TWINSCAN NXE: 3300B® platform supplied by ASML of Veldhoven, NL). The EUVL patterning tool may be a standalone device from which the substrate is moved into and out of for deposition and etching as described herein. Or, as described below, the EUVL patterning tool may be a module on a larger multi-component tool. FIG. 7 depicts a semiconductor process cluster tool architecture with vacuum-integrated deposition, EUV patterning and dry development/etch modules that interface with a vacuum transfer module, suitable for implementation of the processes described herein. While the processes may be conducted without such vacuum integrated apparatus, such apparatus may be advantageous in some implementations.
FIG. 7 depicts a semiconductor process cluster tool architecture with vacuum-integrated deposition and patterning modules that interface with a vacuum transfer module, suitable for implementation of processes described herein. The arrangement of transfer modules to “transfer” wafers among multiple storage facilities and processing modules may be referred to as a “cluster tool architecture” system. Deposition and patterning modules are vacuum-integrated, in accordance with the requirements of a particular process. Other modules, such as for etch, may also be included on the cluster.
A vacuum transport module (VTM) 738 interfaces with four processing modules 720 a-720 d, which may be individually optimized to perform various fabrication processes. By way of example, processing modules 720 a-720 d may be implemented to perform deposition, evaporation, ELD, dry development, etch, strip, and/or other semiconductor processes. For example, module 720 a may be an ALD reactor that may be operated to perform in a non-plasma, thermal atomic layer depositions as described herein, such as Vector tool, available from Lam Research Corporation, Fremont, Calif. And module 720 b may be a PECVD tool, such as the Lam Vector®. It should be understood that the figure is not necessarily drawn to scale.
Airlocks 742 and 746, also known as a loadlocks or transfer modules, interface with the VTM 738 and a patterning module 740. For example, as noted above, a suitable patterning module may be the TWINSCAN NXE: 3300B® platform supplied by ASML of Veldhoven, NL). This tool architecture allows for work pieces, such as semiconductor substrates or wafers, to be transferred under vacuum so as not to react before exposure. Integration of the deposition modules with the lithography tool is facilitated by the fact that EUVL also requires a greatly reduced pressure given the strong optical absorption of the incident photons by ambient gases such as H₂O, O2, etc.
As noted above, this integrated architecture is just one possible embodiment of a tool for implementation of the described processes. The processes may also be implemented with a more conventional stand-alone EUVL scanner and a deposition reactor, such as a Lam Vector tool, either stand alone or integrated in a cluster architecture with other tools, such as etch, strip etc. (e.g., Lam Kiyo or Gamma tools), as modules, for example as described with reference to FIG. 7 but without the integrated patterning module.
Airlock 742 may be an “outgoing” loadlock, referring to the transfer of a substrate out from the VTM 738 serving a deposition module 720 a to the patterning module 740, and airlock 746 may be an “ingoing” loadlock, referring to the transfer of a substrate from the patterning module 740 back in to the VTM 738. The ingoing loadlock 746 may also provide an interface to the exterior of the tool for access and egress of substrates. Each process module has a facet that interfaces the module to VTM 738. For example, deposition process module 720 a has facet 736. Inside each facet, sensors, for example, sensors 1-18 as shown, are used to detect the passing of wafer 726 when moved between respective stations. Patterning module 740 and airlocks 742 and 746 may be similarly equipped with additional facets and sensors, not shown.
Main VTM robot 722 transfers wafer 726 between modules, including airlocks 742 and 746. In one embodiment, robot 722 has one arm, and in another embodiment, robot 722 has two arms, where each arm has an end effector 724 to pick wafers such as wafer 726 for transport. Front-end robot 744, in is used to transfer wafers 726 from outgoing airlock 742 into the patterning module 740, from the patterning module 740 into ingoing airlock 746. Front-end robot 744 may also transport wafers 726 between the ingoing loadlock and the exterior of the tool for access and egress of substrates. Because ingoing airlock module 746 has the ability to match the environment between atmospheric and vacuum, the wafer 726 is able to move between the two pressure environments without being damaged.
It should be noted that a EUVL tool typically operates at a higher vacuum than a deposition tool. If this is the case, it is desirable to increase the vacuum environment of the substrate during the transfer between the deposition to the EUVL tool to allow the substrate to degas prior to entry into the patterning tool. Outgoing airlock 742 may provide this function by holding the transferred wafers at a lower pressure, no higher than the pressure in the patterning module 740, for a period of time and exhausting any off-gassing, so that the optics of the patterning tool 740 are not contaminated by off-gassing from the substrate. A suitable pressure for the outgoing, off-gassing airlock is no more than 1E-8 Torr.
FIG. 8 presents an alternative semiconductor process cluster tool architecture to FIG. 7 that does not have a patterning module 740. Instead, Front-end robot 832, in atmospheric transfer module (ATM) 840, is used to transfer wafers 826 from cassette or Front Opening Unified Pod (FOUP) 834 in Load Port Module (LPM) 842 to airlock 830. Module center 828 inside process module 820 is one location for placing wafer 826. Aligner 844 in ATM 840 is used to align wafers.
In an exemplary processing method, a wafer is placed in one of the FOUPs 834 in the LPM 842. Front-end robot 832 transfers the wafer from the FOUP 834 to an aligner 844, which allows the wafer 826 to be properly centered before it is etched or processed. After being aligned, the wafer 826 is moved by the front-end robot 832 into an airlock 830. Because airlock modules have the ability to match the environment between an ATM and a VTM, the wafer 826 is able to move between the two pressure environments without being damaged. From the airlock module 830, the wafer 826 is moved by robot 822 through VTM 838 and into one of the process modules 820 a-820 d. In order to achieve this wafer movement, the robot 822 uses end effectors 824 on each of its arms. Once the wafer 826 has been processed, it is moved by robot 822 from the process modules 820 a-820 d to an airlock module 830. From here, the wafer 826 may be moved by the front-end robot 832 to one of the FOUPs 834 or to the aligner 844.
As described above, one or more process stations may be included in a multi-station processing tool. FIG. 9 shows a schematic view of an embodiment of a multi-station processing tool 900 with an inbound load lock 902 and an outbound load lock 904, either or both of which may comprise a remote plasma source. A robot 906, at atmospheric pressure, is configured to move substrates or wafers from a cassette loaded through a pod 908 into inbound load lock 902 via an atmospheric port 910. A substrate is placed by the robot 906 on a pedestal 912 in the inbound load lock 902, the atmospheric port 910 is closed, and the load lock is pumped down. Where the inbound load lock 902 comprises a remote plasma source, the substrate may be exposed to a remote plasma treatment in the load lock prior to being introduced into a processing chamber 914A-C. Further, the substrate also may be heated in the inbound load lock 902 as well, for example, to remove moisture and adsorbed gases. Next, a chamber transport port 916 to one of processing chambers 914A-C is opened, and another robot (not shown) places the substrate into the reactor on a pedestal of a first station shown in the reactor for processing. While the embodiment depicted in FIG. 9 includes load locks, it will be appreciated that, in some embodiments, direct entry of a substrate into a process station may be provided. In various embodiments, the soak gas is introduced to the station when the substrate is placed by the robot 906 on the pedestal 912.
The depicted processing chamber 914B comprises four process stations, numbered from 1 to 4 in the embodiment shown in FIG. 9 . Each station has a heated pedestal (shown at 918 for station 1), and gas line inlets. It will be appreciated that in some embodiments, each process station may have different or multiple purposes. For example, in some embodiments, a process station may be switchable between an ALD and PEALD process mode. Additionally or alternatively, in some embodiments, processing chamber 914 may include one or more matched pairs of ALD and plasma-enhanced ALD process stations. While the depicted processing chamber 914 includes four stations, it will be understood that a processing chamber according to the present disclosure may have any suitable number of stations. For example, in some embodiments, a processing chamber may have five or more stations, while in other embodiments a processing chamber may have three or fewer stations. Furthermore, while FIG. 5A depicts a multi-station processing tool 900 having three process chambers, in some embodiments a multi-station processing tool may have four process chambers, such as depicted in FIG. 9B. In some embodiments a multi-station processing tool may have four or more process chambers, while in other embodiments a multi-station processing tool may have one, two, or three process chambers.
FIG. 9 depicts an embodiment of a wafer handling system 990 for transferring substrates within processing chamber 914. In some embodiments, wafer handling system 990 may transfer substrates between various process stations and/or between a process station and a load lock. It will be appreciated that any suitable wafer handling system may be employed. Non-limiting examples include wafer carousels and wafer handling robots. FIG. 9 also depicts an embodiment of a system controller 950 employed to control process conditions and hardware states of process tool 900. System controller 950 may include one or more memory devices 956, one or more mass storage devices 954, and one or more processors 952. Processor 952 may include a CPU or computer, analog and/or digital input/output connections, stepper motor controller boards, etc. In some embodiments, system controller 950 includes machine-readable instructions for performing operations such as those described herein.
In some embodiments, system controller 950 controls the activities of process tool 900. System controller 950 executes system control software 958 stored in mass storage device 954, loaded into memory device 956, and executed on processor 952. Alternatively, the control logic may be hard coded in the system controller 950. Applications Specific Integrated Circuits, Programmable Logic Devices (e.g., field-programmable gate arrays, or FPGAs) and the like may be used for these purposes. In the following discussion, wherever “software” or “code” is used, functionally comparable hard coded logic may be used in its place. System control software 958 may include instructions for controlling the timing, mixture of gases, amount of gas flow, chamber and/or station pressure, chamber and/or station temperature, substrate temperature, target power levels, RF power levels, substrate pedestal, chuck and/or susceptor position, and other parameters of a particular process performed by process tool 900. System control software 958 may be configured in any suitable way. For example, various process tool component subroutines or control objects may be written to control operation of the process tool components used to carry out various process tool processes. System control software 958 may be coded in any suitable computer readable programming language.
In various embodiments, chambers 914A-C may perform the same or different operations. Additionally, while three chambers 914A-C are shown, in some embodiments there may be four or more chambers, or three or fewer chambers. In some embodiments, each of chambers 914A-C may perform a dry deposition process to deposit a photolithographic layer. In some embodiments, one or more of chambers 914A-C may be used to for a dry deposition process, while different one or more of chambers 914A-C may be used for a dry development process as described herein. In some embodiments, one chamber may be used for a dry deposition process, one chamber may be used for a PAB process, and one chamber may be used for a dry development process. In some embodiments, a chamber used for a PAB process may also be used for a PEB process or alternatively used for a PEB process. In embodiments where there are four chambers, one chamber may be used for a dry deposition process, one chamber may be used for a PAB process, one chamber may be used for a PEB process, and one chamber may be used for a dry development process. In some embodiments, unequal process times can be addressed by different module ratios (e.g., if a PR deposition time is twice the PAB time, then the tool can be configured with twice the PR deposition modules as PAB modules).
In some embodiments, multi-station processing tool 900 may have different modules at each chamber to facilitate embodiments discussed herein. For example, a VECTOR® processing module may be used for deposition processes, and a KIYO® processing module may be used for PAB, PEB, or dry development processes. In some embodiments, a there may be different numbers of each type of module. For example, there may be one VECTOR module and one or more KIYO modules.
In some embodiments, multiple operations may be implemented on different pedestals within the same module(s) of the same tool. In some embodiments, a VECTOR module may be integrated in the same module as a KIYO module. For example, pedestals 1 and 3 of chamber 914 may be used for a dry deposition process, and pedestals 2 and 4 may be used for a different process, such as a wafer clean, PAB, PEB, or dry development process. A wafer may be processed on one pedestal to deposit a PR film, and then a robot may be configured to move the wafer to another pedestal within the chamber for a subsequent process as described herein. In this way, a vacuum may be maintained and indexing a wafer from pedestal to pedestal is faster than transferring wafers between process modules. As a result, efficiency (throughput) is enhanced without substantially sacrificing technical performance, and cross-contamination is controlled or minimized, resulting in excellent film properties.
In addition, each station/pedestal can be configured or optimized for each operation, and pedestals can be isolated from each other to reduce or minimize cross-contamination/cross-talk between deposition, clean, bake, irradiation, or development processes, for example by gas curtains or other station-specific barriers like gas seals, such as are described, for example, in U.S. Patent Application Publication No. 2015/0004798 and U.S. Patent Application Publication No. 2017/0101710, the disclosures of which in this regard are hereby incorporated by reference herein. Within ranges, each pedestal process can be at a different temperature and pressure. And each station's pedestal, showerhead, wall, etc. temperature can be independently set optimally for each process, without needing to cycle. Gas distribution to each station can be kept separate. By adding multiple throttle valves pressures can be independently maintained. In some embodiments, exhaust for each station can be local and not shared, so that the exhaust can stay independent without cross mixing/contamination of gases.
In some embodiments, integrated operations may be implemented on the same pedestal. For example, wafer cleaning and PAB/PEB operations may be implemented on the same pedestal. This may provide for enhanced throughput by reducing transfer or queue time between the wafer cleaning and bake operations.
FIGS. 10A-E illustrate various embodiments where processing operations may be performed within different chambers of a tool, along with a process flowchart illustrating operations that may be performed on or off the tool. In various embodiments the operations shown in FIGS. 10A-E may be the same as the those described in FIG. 1 , above (as implied by the use of the same reference numbers). While a clean operation is not shown in FIGS. 10A-E, in some embodiments a clean operation may be performed. It should also be understood that some operations may not be performed, as explained further in reference to FIG. 1 . FIG. 10A(i) illustrates an embodiment where each chamber of a cluster tool performs a dry deposition process as shown in the process flow presented in FIG. 10A(ii). Other operations in a lithography process, such as the PAB, EUV exposure, PEB, and development process may be performed on a different tool or cluster.
FIG. 10B(i) illustrates an embodiment where a dry deposition and a dry development process may be performed within a single tool as shown in the process flow presented in FIG. 10B(ii). In various embodiments two chambers may be used to a dry deposition process, while a single chamber is used for a dry development process. Other operations may be performed on a different tool.
FIG. 10C(i) illustrates an embodiment where a dry deposition, a PAB, and a dry development are each performed within a single tool as shown in the process flow presented in FIG. 10C(ii). In various embodiments one chamber may be used for each process. In some embodiments a substrate may have queue time between processes. In some embodiments queue time may be spent off the tool, for example in a FOUP or other controlled environment. In other embodiments a wafer may be moved directly from the dry EUV deposition chamber to the PAB chamber without a queue time, or may spend queue time in either process chamber. This may be advantageous to reduce queue time and/or maintain vacuum, both of which may improve the quality of the resulting PR film.
FIG. 10D(i) illustrates an embodiment where a dry deposition, a PEB, and dry development process are performed within a single tool as shown in the process flow presented in FIG. 10D(ii). In some embodiments, a PAB chamber and a PEB chamber may be the same chamber, while in other embodiments they are different chambers. As noted above, in some embodiments queue time may be spent off-tool in a controlled environment, while in other embodiments a wafer may be transferred directly from a PEB chamber to a development chamber. This may be advantageous to reduce queue time and/or maintain vacuum, both of which may improve the quality of the resulting PR film.
FIG. 10E(i) illustrates an embodiment where dry deposition, PAB, PEB, and dry development are performed within a single tool as shown in the process flow presented in FIG. 10E(ii). In some embodiments, radiation exposure may be performed off-tool in a separate scanner chamber. As noted above, in some embodiments queue time may be spent off-tool in a controlled environment, while in other embodiments a substrate may be moved directly from a dry deposition chamber to a PAB chamber, or a PEB chamber to a dry development chamber. In such embodiments queue time may be spent on-tool. Transfer of substrates between chambers on the same tool for different operations may be advantageous to reduce queue time and maintain vacuum/environmental control.
FIG. 10F(i) illustrates an embodiment where a scanner may be integrated with a deposition chamber and/or a wet or dry development chamber. An organometallic tin precursor ampule 1000 and EUV deposition module 1010 may be used to dry deposit an EUV PR. An EUV exposure module 1020 may be used to expose portions of the EUV PR to radiation to chemically alter the exposed portions. An EUV development module 1030 may use a wet or dry process to remove portions of the EUV PR, which may treat the PR as a negative tone resist or a positive tone resist. A Pattern transfer module 1040 may then transfer the pattern of the EUV PR to an underlying layer, e.g., by an etch process forming lines based on the developed EUV PR pattern. In some embodiments, the byproducts from various processing environments may be shared or flow to a singular or multiple exhaust abatement systems 1050. In some embodiments a process flow as presented in FIG. 10F(ii) may be performed in the tools illustrated in FIG. 10F(i).
In some embodiments, a system controller (which may include one or more physical or logical controllers) controls some or all of the operations of the cluster tool and/or its separate modules. It should be noted that the controller can be local to the cluster architecture, or can be located external to the cluster architecture in the manufacturing floor, or in a remote location and connected to the cluster architecture via a network. The system controller may include one or more memory devices and one or more processors. The processor may include a central processing unit (CPU) or computer, analog and/or digital input/output connections, stepper motor controller boards, and other like components. Instructions for implementing appropriate control operations are executed on the processor. These instructions may be stored on the memory devices associated with the controller or they may be provided over a network. In certain embodiments, the system controller executes system control software.
The system control software may include instructions for controlling the timing of application and/or magnitude of any aspect of tool or module operation. System control software may be configured in any suitable way. For example, various process tool component subroutines or control objects may be written to control operations of the process tool components necessary to carry out various process tool processes. System control software may be coded in any suitable compute readable programming language.
In some embodiments, system control software includes input/output control (IOC) sequencing instructions for controlling the various parameters described above. For example, each phase of a semiconductor fabrication process may include one or more instructions for execution by the system controller. The instructions for setting process conditions for condensation, deposition, evaporation, patterning and/or etching phase may be included in a corresponding recipe phase, for example.
In various embodiments, an apparatus for forming a negative pattern mask is provided. The apparatus may include a processing chamber for patterning, deposition and etch, and a controller including instructions for forming a negative pattern mask. The instructions may include code for, in the processing chamber, patterning a feature in a chemically amplified (CAR) resist on a semiconductor substrate by EUV exposure to expose a surface of the substrate, dry developing the photopatterned resist, and etching the underlying layer or layer stack using the patterned resist as a mask.
It should be noted that the computer controlling the wafer movement can be local to the cluster architecture, or can be located external to the cluster architecture in the manufacturing floor, or in a remote location and connected to the cluster architecture via a network. A controller as described above with respect to FIG. 6 or 7 may be implemented in any of FIG. 4, 5, 6, 7, 8, 9 , or 10A-F, as well as the tool architectures described in FIGS. 11, 12, and 13 .
FIGS. 11, 12, and 13A-B provide configurations for alternative processing tool architectures, such as may be implemented at least in part in the EOS or Sens.i products available from Lam Research Corporation, Fremont, Calif., that may be used in some embodiments.
Starting with FIG. 11 , a multi-station processing tool 1100 may have an equipment front end module (EFEM) for receiving substrates, optionally via a FOUP. As shown in FIG. 12 , which is a cut-away view of the multi-station processing tool 1100, an EFEM robot 1204 may move substrates from EFEM 1104 through a loadport 1206. Substrates may be moved via one or more shuttles 1208, which may move substrates on linear tracks 1214 or lifters 1212. A wafer handling robot 1210 may then move substrates into a process chamber 1108 (in FIG. 12 , 8 chambers are depicted for a total of 16 process chambers in multi-station processing tool 1100). Each process chamber may be switchable between various process modes as discussed herein.
Returning to FIG. 11 , multi-station processing tool 1100 may also have fluid delivery systems (FDS) 1112 to deliver process gas and other fluids to each process chamber, as well as FDS controls 1114. Fan filter units 1102 and 1106 may be used to ensure a clean environment in the process chambers as well as the corridor portion, respectively. In some embodiments resist processing tracks, as shown in FIGS. 11 and 12 , may be used for implementation of wet development of dry deposited EUV PR.
FIG. 13A presents to-down view of another multi-station processing tool 1300, having a robot 1304 that is configured to move wafers from a cassette loaded through a pod 1308. A second robot 1306 may move wafers to one of various process chambers 1302 for carrying out operations as described herein. FIG. 13B presents a side view of multi-station processing tool 1300. Various embodiments described herein may be performed using cluster architecture as shown in FIGS. 11, 12, and 13 .

Conclusion

Although the foregoing embodiments have been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. Embodiments disclosed herein may be practiced without some or all of these specific details. In other instances, well-known process operations have not been described in detail to not unnecessarily obscure the disclosed embodiments. Further, while the disclosed embodiments will be described in conjunction with specific embodiments, it will be understood that the specific embodiments are not intended to limit the disclosed embodiments. It should be noted that there are many alternative ways of implementing the processes, systems, and apparatus of the present embodiments. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the embodiments are not to be limited to the details given herein.

Claims

1. An integrated lithography system, comprising:

a plurality of reaction chambers within a cluster, the plurality of reaction chambers comprising:

a photoresist (PR) deposition chamber;

a post-application bake (PAB) chamber;

a post-exposure bake (PEB) chamber;

a development chamber; and

a controller that includes one or more processors and one or more memory devices, wherein the one or more memory devices store computer-executable instructions for controlling the one or more processors to:

receive a substrate in the PR deposition chamber;

deposit a PR on a surface of the substrate within the PR deposition chamber;

receive the substrate having the PR in the PAB chamber;

treat the PR within the PAB chamber to modify material properties of the PR;

after treating the PR, receive the substrate in the PEB chamber, wherein portions of the PR have been chemically altered by exposure to radiation to create a patterned PR;

treat the patterned PR within the PEB chamber to modify material properties of the patterned PR; and

dry developing the patterned PR within the development chamber by removing either an exposed portion or an unexposed portion of the patterned PR by a dry development process comprising exposure to a chemical compound to form a PR mask.

2. The system of claim 1, wherein the PR is a metal-containing PR.

3. The system of claim 1, wherein the PR is an EUV PR.

4. The system of claim 1, wherein the plurality of reaction chambers further includes a substrate clean chamber, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to receive the substrate having the PR in the PAB chamber:

receive the substrate having the PR in the clean chamber; and

perform a dry clean process to remove PR from a bevel edge and/or backside of the substrate.

5. The system of claim 1, wherein the plurality of reaction chambers further includes an underlayer deposition chamber, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to deposit a PR:

deposit an underlayer on the surface of the substrate via a dry process, wherein the underlayer increases adhesion of the PR to the substrate.

6. The system of claim 5, wherein the underlayer deposition chamber is the PR deposition chamber.

7. The system of claim 1, wherein the plurality of reaction chambers further includes a pre-treatment chamber, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to deposit the PR:

treat the surface of the substrate via a dry process to cause more chemical functional groups on the surface of the substrate to improve PR adhesion to the substrate.

8. The system of claim 1, wherein the computer-executable instructions further include instructions for controlling the one or more processors to perform a dry clean process to remove PR from a bevel edge and/or backside of the substrate within the PAB chamber.

9. The system of claim 1, wherein the plurality of reaction chambers further includes a lithography scanner, and the computer-executable instructions further include instructions for controlling the one or more processors to, prior to the computer-executable instruction to receive the substrate in the PEB chamber:

receive the substrate in the lithography scanner; and

expose portions of the PR to radiation to create a patterned PR.

10. The system of claim 1, wherein the plurality of reaction chambers are each below atmospheric pressure, and the PR is under below-atmospheric pressure until after the dry development process.

11. The system of claim 1, wherein an ambient environment of the substrate is controlled to reduce exposure of the photoresist to moisture prior to dry developing the patterned PR.

12. The system of claim 1, wherein the computer-executable instructions further include computer-executable instructions to deposit the PR via a dry process comprising mixing a vapor stream of an organometallic precursor with a vapor stream of a counter-reactant.

13. The system of claim 1, wherein the processes performed by the plurality of reaction chambers are all dry processes.

14. The system of claim 1, wherein the processes performed by the plurality of reaction chambers include wet and dry processes.

15. The system of claim 1, wherein the cluster comprises multiple PR deposition chambers.

16. The system of claim 1, wherein the PAB chamber and the PEB chamber are the same chamber.

17. An integrated substrate processing system, comprising:

a plurality of substrate processing environments, the plurality of substrate processing environments comprising a metal-containing photoresist (PR) deposition environment and one or more other separate integrated processing environments selected from the group consisting of:

an additional metal-containing photoresist (PR) deposition environment;

a metal-containing PR development environment, and

a thermal treatment processing environment; and

receive a substrate in the metal-containing PR deposition environment;

deposit a metal-containing PR on a surface of the substrate within the metal-containing PR deposition environment; and

conduct additional PR processing operations in the one or more other separate integrated processing environments.

18. The system of claim 17, wherein the plurality of substrate processing environments further includes a PR dry development processing environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to:

after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, dry develop the patterned PR within the development environment by removing either an exposed portion or an unexposed portion of the patterned PR by a dry development process comprising exposure to a chemical compound to form a PR mask.

19. The system of claim 17, wherein the plurality of substrate processing environments further includes a thermal treatment processing environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to:

before and/or after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the thermal treatment processing environment.

20. The system of claim 17, wherein the plurality of substrate processing environments further includes a scanner environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to:

expose portions of the metal-containing PR to radiation within the scanner environment to chemically alter the exposed portions.

21. The system of claim 17, wherein the plurality of substrate processing environments are different process chambers within a cluster.

22. The system of claim 17, wherein the plurality of substrate processing environments are different stations within a chamber.

23. The system of claim 17, wherein the plurality of substrate processing environments includes three metal-containing PR deposition environments.

24. The system of claim 17, wherein the plurality of substrate processing environments comprises two metal-containing PR deposition environments and a metal-containing PR development environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to:

after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, develop the patterned PR via a dry process.

25. The system of claim 17, wherein the plurality of substrate processing environments comprises a metal-containing PR deposition environments, a thermal treatment processing environment, and a metal-containing PR development environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to:

before and/or after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the thermal treatment processing environment, and

after thermally treating the metal-containing PR within the thermal treatment processing environment, developing the patterned PR via a dry process.

26. The system of claim 17, wherein the plurality of substrate processing environments comprises the metal-containing PR deposition environment, a first thermal treatment processing environment, a second thermal treatment processing environment, and a metal-containing PR development environment, and the one or more memory devices store further computer-executable instructions for controlling the one or more processors to:

before portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the first thermal treatment processing environment,

after portions of the metal-containing PR have been chemically altered by exposure to radiation to create a patterned PR, thermally treat the metal-containing PR within the second thermal treatment processing environment, and

after thermally treating the metal-containing PR within the second thermal treatment processing environment, developing the patterned PR via a dry process.