US20190342994A1 - Selective dielectric resin application on circuitized core layers - Google Patents
Selective dielectric resin application on circuitized core layers Download PDFInfo
- Publication number
- US20190342994A1 US20190342994A1 US16/511,869 US201916511869A US2019342994A1 US 20190342994 A1 US20190342994 A1 US 20190342994A1 US 201916511869 A US201916511869 A US 201916511869A US 2019342994 A1 US2019342994 A1 US 2019342994A1
- Authority
- US
- United States
- Prior art keywords
- resin
- circuitized core
- layer
- dielectric
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229920005989 resin Polymers 0.000 title claims abstract description 275
- 239000011347 resin Substances 0.000 title claims abstract description 275
- 239000012792 core layer Substances 0.000 title claims abstract description 69
- 239000002365 multiple layer Substances 0.000 claims abstract description 53
- 238000003475 lamination Methods 0.000 claims abstract description 40
- 238000004519 manufacturing process Methods 0.000 claims abstract description 10
- 239000010410 layer Substances 0.000 claims description 51
- 239000000463 material Substances 0.000 claims description 19
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 11
- 229910052802 copper Inorganic materials 0.000 claims description 10
- 239000010949 copper Substances 0.000 claims description 10
- 238000000034 method Methods 0.000 abstract description 40
- QXJJQWWVWRCVQT-UHFFFAOYSA-K calcium;sodium;phosphate Chemical compound [Na+].[Ca+2].[O-]P([O-])([O-])=O QXJJQWWVWRCVQT-UHFFFAOYSA-K 0.000 description 33
- 238000010586 diagram Methods 0.000 description 29
- 239000011521 glass Substances 0.000 description 18
- 239000000203 mixture Substances 0.000 description 16
- 239000004744 fabric Substances 0.000 description 10
- 235000003642 hunger Nutrition 0.000 description 7
- 230000037351 starvation Effects 0.000 description 7
- 238000007641 inkjet printing Methods 0.000 description 4
- 239000004634 thermosetting polymer Substances 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 238000011179 visual inspection Methods 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011152 fibreglass Substances 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0313—Organic insulating material
- H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
- H05K1/0366—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement reinforced, e.g. by fibres, fabrics
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0313—Organic insulating material
- H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
- H05K1/0373—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement containing additives, e.g. fillers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0014—Shaping of the substrate, e.g. by moulding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4664—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0284—Details of three-dimensional rigid printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0187—Dielectric layers with regions of different dielectrics in the same layer, e.g. in a printed capacitor for locally changing the dielectric properties
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0278—Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1453—Applying the circuit pattern before another process, e.g. before filling of vias with conductive paste, before making printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
Definitions
- a printed circuit board (PCB) laminate design may include a multiple-layer “stack-up” design that includes multiple layers.
- a PCB may be formed of a fiberglass cloth pre-impregnated with a thermoset resin, also referred to as a “prepreg” material. Due to the complex nature of fluid flow properties for thermoset resins, design of PCB lamination processes that use thermoset resins can be challenging. The complex nature of some multiple-layer PCB designs may make it particularly difficult to accurately achieve a specific dielectric thickness and total board thickness while also maintaining a satisfactory impedance value.
- high density interconnect (HDI) boards may incorporate microvias, blind and buried vias, multiple controlled impedance and differential traces, fine line technology, and tighter tolerances.
- a process of manufacturing a multiple-layer printed circuit board includes selectively applying a dielectric resin to a region of a circuitized core layer.
- the process also includes partially curing the dielectric resin prior to performing a lamination cycle to form a multiple-layer printed circuit board that includes the circuitized core layer.
- a multiple-layer printed circuit board is disclosed.
- the multiple-layer printed circuit board is formed according to a process that includes selectively applying a dielectric resin to a region of a circuitized core layer and partially curing the dielectric resin.
- the process also includes forming a layup that includes a layer of pre-impregnated (prepreg) material adjacent to the partially cured dielectric resin of the circuitized core layer.
- the process further includes performing a lamination cycle to form a multiple-layer printed circuit board.
- a circuitized core layer for multiple-layer printed circuit board manufacturing includes a partially cured dielectric resin disposed within a region associated with increased resin demand.
- a process of manufacturing a multiple-layer printed circuit board includes selectively applying a dielectric resin mixture to a region of a circuitized core layer.
- the dielectric resin mixture includes glass spheres encapsulated within a dielectric resin.
- the process also includes partially curing the dielectric resin prior to performing a lamination cycle to form a multiple-layer printed circuit board that includes the circuitized core layer.
- a multiple-layer printed circuit board includes a dielectric layer and a circuitized core layer.
- the dielectric layer is formed from a pre-impregnated (prepreg) material that includes a partially cured dielectric resin encapsulating a woven glass cloth.
- the circuitized core layer has a surface that is adjacent to the dielectric layer.
- the surface of the circuitized core layer has a region of dielectric material that includes glass spheres encapsulated within a cured dielectric resin.
- FIG. 1 is a diagram illustrating a process of manufacturing a multiple-layer printed circuit board in which dielectric resin is selectively applied to region(s) of a circuitized core layer associated with increased resin demand, according to one embodiment.
- FIG. 2 is a diagram illustrating a portion of a multiple-layer printed circuit board that includes regions of increased resin demand, according to one embodiment.
- FIG. 3A is a diagram illustrating regions of increased resin demand associated with multiple circuitized core layers to be utilized to form a multiple-layer printed circuit board, according to one embodiment.
- FIG. 3B is a diagram illustrating selective application of a dielectric resin to the regions of the circuitized core layers depicted in FIG. 3A and partial curing of the dielectric resin, according to one embodiment.
- FIG. 3C is a diagram illustrating a layup that includes the circuitized core layers with the partially cured dielectric resin of FIG. 3B prior to a lamination cycle, according to one embodiment.
- FIG. 3D is a diagram illustrating that lamination of the layup of FIG. 3C to form a multiple-layer printed circuit board results in curing of the dielectric resin within the regions of increased resin demand, according to one embodiment.
- FIGS. 4A-4C are diagrams illustrating stages of a process of forming the first circuitized core layer depicted in FIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment.
- FIGS. 5A-5C are diagrams illustrating stages of a process of forming the second circuitized core layer depicted in FIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment.
- FIGS. 6A-6C are diagrams illustrating stages of a process of forming the third circuitized core layer depicted in FIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment.
- FIG. 7 is a flow diagram illustrating a particular embodiment of a process of manufacturing a multiple-layer printed circuit board that includes selectively applying and partially curing a dielectric resin in increased resin demand region(s) of circuitized core layer(s) prior to a lamination cycle.
- the present disclosure describes selective application of dielectric resin to regions of increased resin demand of circuitized core layers prior to performing a lamination cycle to form a multiple-layer printed circuit board.
- a dielectric resin may be applied to the regions of increased resin demand using inkjet printing techniques. Subsequently, the resin may be partially cured to form circuitized core layers having partially cured dielectric resin disposed within the regions of increased resin demand. During the lamination cycle, the partially cured dielectric resin fills the regions of increased resin demand with cured resin, thereby preventing resin starvation.
- a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin may be selectively applied to the regions of increased resin demand.
- One potential advantage associated with the use of glass spheres is the ability to more accurately match an overall dielectric constant of adjacent dielectric layers.
- FIG. 1 is a diagram 100 illustrating a process of manufacturing a multiple-layer printed circuit board in which dielectric resin is selectively applied to region(s) of a circuitized core layer associated with increased resin demand, according to one embodiment.
- selective application of resin to regions of a single circuitized core layer is illustrated.
- multiple circuitized core layers of a particular multiple-layer printed circuit board design may have dielectric resin selectively applied in identified region(s) prior to performing a lamination cycle.
- the left side of FIG. 1 depicts a process of forming a circuitized core layer that includes regions of high resin demand.
- the first stage corresponds to core lamination in which two epoxy glass layers (e.g., two layers of prepreg material) are disposed between two outer layers of copper foil and laminated to form a raw core.
- the outer layers of copper on the raw core correspond to voltage and ground planes in a multiple-layer printed circuit board.
- the next stage depicted on the left side of FIG. 1 corresponds to patterning of the copper layer of the raw core to form a circuitized core.
- the circuitized core depicted in FIG. 1 identifies regions of increased resin demand for a multiple-layer printed circuit board formed from the circuitized core.
- the right side of FIG. 1 depicts an example according to the present disclosure in which dielectric resin is selectively applied to the regions of increased resin demand and partially cured prior to performing a lamination cycle to form a multiple-layer printed circuit board that includes the circuitized core.
- the first stage depicted on the right side of FIG. 1 illustrates that dielectric resin (“A-stage” resin) may be selectively applied to the identified regions of the circuitized core and partially cured (“B-staged”) to form a circuitized core with resin.
- the A-stage resin may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin.
- FIG. 1 illustrates a selected portion of a layup that includes the circuitized core with resin and a layer of pre-impregnated (prepreg) material adjacent to the B-staged resin to form a circuitized core plus prepreg.
- prepreg pre-impregnated
- FIG. 1 illustrates an example of a process of selectively applying dielectric resin to high resin demand regions of a circuitized core layer prior to a lamination cycle in order to prevent resin starvation.
- the dielectric resin may be selectively applied using an inkjet printing process followed by partial curing (“B-staging”) of the resin.
- the regions of increased resin demand may be identified by fabricating a multiple-layer printed circuit board from circuitized core layers without the dielectric resin followed by visual inspection to identify resin starved regions.
- an inverse of the copper pattern may be utilized to identify the regions for resin dispensation via an inkjet printing process. For example, when a distance between adjacent copper traces satisfies a threshold distance associated with increased resin demand, the region between the adjacent copper traces may be identified for resin dispensation.
- FIG. 2 is a diagram 200 illustrating a portion of a multiple-layer printed circuit board that includes regions of increased resin demand, according to one embodiment.
- the multiple-layer printed circuit board may be fabricated from a layup that includes three circuitized core layers with two intervening prepreg layers. Examples of circuitized core layers that may be utilized to form the multiple-layer printed circuit board of FIG. 2 are illustrated and further described herein with respect to FIGS. 3A-3D .
- FIG. 2 further illustrates examples of regions of increased resin demand in each of the circuitized core layers.
- FIGS. 3A to 3D illustrate an example of a process of preventing resin starvation in a multiple-layer printed circuit board by selectively applying resin in region(s) of individual circuitized core layers that are identified as increased resin demand region(s).
- three circuitized core layers are utilized to form a multiple-layer printed circuit board. It will be appreciated that the processes described herein may be utilized for multiple-layer printed circuit boards including an alternative number and/or arrangement of circuitized core layers.
- a diagram 300 illustrates regions of increased resin demand associated with multiple circuitized core layers to be utilized to form a multiple-layer printed circuit board, according to one embodiment.
- the multiple circuitized core layers include a first circuitized core 302 , a second circuitized core 304 , and a third circuitized core 306 .
- FIG. 3A illustrates that the first circuitized core 302 includes a region 310 of increased resin demand, the second circuitized core 304 includes a region 312 of increased resin demand, and the third circuitized core 306 includes a region 314 of increased resin demand.
- the regions 310 - 314 of increased resin demand may be identified by fabricating a multiple-layer printed circuit board from a layup that includes the three circuitized core layers 302 - 306 without the dielectric resin followed by visual inspection to identify resin starved regions.
- an inverse of the copper pattern for each of the circuitized core layers 302 - 306 may be utilized to identify the regions for resin dispensation via an inkjet printing process.
- a diagram 320 illustrates selective application of a dielectric resin to the regions of the circuitized core layers depicted in FIG. 3A and partial curing of the dielectric resin, according to one embodiment.
- FIG. 3B illustrates that, following selective application and partial curing, the first circuitized core 302 includes B-stage resin 322 in the region 310 , the second circuitized core 304 includes B-stage resin 322 in the region 312 , and the third circuitized core 306 includes B-stage resin 322 in the region 314 .
- the B-stage resin 322 may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a partially cured dielectric resin.
- the process of selectively applying dielectric resin onto the first circuitized core 302 and partially curing the dielectric resin to form the B-stage resin 322 is illustrated and further described herein with respect to FIGS. 4A-4C .
- the process of selectively applying dielectric resin onto the second circuitized core 304 and partially curing the dielectric resin to form the B-stage resin 322 is illustrated and further described herein with respect to FIGS. 5A-5C .
- the process of selectively applying dielectric resin onto the third circuitized core 306 and partially curing the dielectric resin to form the B-stage resin 322 is illustrated and further described herein with respect to FIGS. 6A-6C .
- a diagram 330 illustrates a layup 332 that includes the circuitized core layers 302 - 306 with the partially cured dielectric resin of FIG. 3B prior to a lamination cycle, according to one embodiment.
- FIG. 3C illustrates that the layup 332 includes a first prepreg layer 334 disposed between a bottom surface of the first circuitized core layer 302 that includes the B-stage resin 322 and a top surface of the second circuitized core layer 304 (that does not include the B-stage resin 322 ).
- the layup 332 further includes a second prepreg layer 336 disposed between a bottom surface of the second circuitized core layer 304 (that includes the B-stage resin 322 ) and a top surface of the third circuitized core layer 306 (that includes the B-stage resin 322 ).
- a diagram 340 illustrates that lamination of the layup 332 of FIG. 3C to form a multiple-layer printed circuit board results in curing of the B-stage resin 322 , according to one embodiment.
- the lamination cycle depicted in FIG. 3D includes disposing the layup 332 between a top platen 342 and a bottom platen 344 , and applying pressure and heat.
- the lamination cycle results in curing of the B-stage resin 322 to form cured resin 346 in each of the regions 310 - 314 of increased resin demand, thereby preventing resin starvation in the multiple-layer printed circuit board.
- the cured resin 346 may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a cured dielectric resin.
- FIGS. 4A-4C are diagrams illustrating stages of a process of forming the first circuitized core layer depicted in FIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment.
- a diagram 400 illustrates a cross-sectional view and a top view of the surface of the first circuitized core 302 of FIG. 3A .
- FIG. 4A illustrates that the region 310 of increased resin demand may correspond to a relatively narrow gap between two copper traces on the first circuitized core 302 .
- the top view illustrates that the region 310 may be identified by coordinates along an X-axis and a Y-axis. As illustrated and further described herein with respect to FIG. 4B , the coordinates along the X-axis and the Y-axis may be utilized by an inkjet printer for resin dispensation.
- a diagram 410 illustrates a cross-sectional view and a top view of the surface of the first circuitized core 302 of FIG. 4A after resin dispensation into the region 310 of increased resin demand.
- the coordinates of the region 310 along the X-axis and the Y-axis may be utilized to dispense a pattern of individual “droplets” of resin 412 (identified as “Inkjet printed resin” in FIG. 4B ) in a manner similar to dispensation of ink by an inkjet printer.
- the resin 412 dispensed within the region 310 represents an “A-stage” resin. In some cases, the resin 412 depicted in FIG.
- the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth of the adjacent prepreg layer 334 in the layup 332 (depicted in in FIG. 3C ).
- the cured resin 346 within the region 310 of the first circuitized core 302 may have an overall dielectric constant that is substantially similar to an overall dielectric constant of the adjacent dielectric layer formed from the first prepreg layer 334 .
- FIG. 4C is a diagram 420 illustrating that the “A-stage” resin 412 dispensed within the region 310 , as shown in FIG. 4B , is then partially cured (“B-staged”) to form the B-stage resin 322 .
- the B-stage resin 322 depicted in FIG. 4C may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a partially cured dielectric resin.
- the resin 412 dispensed within the region 310 may be selected based on the resin associated within an adjacent prepreg layer during a subsequent lamination cycle to form a multiple-layer printed circuit board. For example, referring to the layup 332 depicted in FIG. 3C , the resin 412 dispensed within the region 310 may be selected based on the resin associated with the first prepreg layer 334 adjacent to the first circuitized core layer 302 . To illustrate, the “A-stage” resin 412 may be selected such that, after “B-staging”, the B-stage resin 322 corresponds to the B-staged resin within the first prepreg layer 334 .
- the resin 412 dispensed within the region 310 may be selected such that, after the lamination cycle depicted in FIG. 3D , the cured resin 346 has a dielectric constant that is substantially similar to a dielectric constant of the adjacent dielectric layer formed from the first prepreg layer 334 . That is, the resin 412 selected for dispensation within the region 310 may be different from the resin associated with the first prepreg layer 334 in order to match an overall dielectric constant of the woven glass cloth and cured resin after the lamination cycle.
- FIGS. 5A-5C are diagrams illustrating stages of a process of forming the second circuitized core layer depicted in FIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment.
- a diagram 500 illustrates a cross-sectional view and a top view of the surface of the second circuitized core 304 of FIG. 3A .
- FIG. 5A illustrates that the region 312 of increased resin demand may correspond to a relatively narrow area between a plated through hole (PTH) and copper of the ground plane (as depicted in FIG. 2 ).
- the top view illustrates that the region 312 may be identified by coordinates along an X-axis and a Y-axis.
- the coordinates along the X-axis and the Y-axis may be utilized by an inkjet printer for resin dispensation.
- a diagram 510 illustrates a cross-sectional view and a top view of the surface of the second circuitized core 304 of FIG. 5A after resin dispensation into the region 312 of increased resin demand.
- the coordinates of the region 312 along the X-axis and the Y-axis may be utilized to dispense a pattern of individual “droplets” of resin 512 (identified as “Inkjet printed resin” in FIG. 5B ) in a manner similar to dispensation of ink by an inkjet printer.
- the resin 512 dispensed within the region 312 represents an “A-stage” resin.
- the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth of the adjacent prepreg layer 336 in the layup 332 (depicted in in FIG. 3C ).
- the cured resin 346 within the region 312 of the second circuitized core 304 may have an overall dielectric constant that is substantially similar to an overall dielectric constant of the adjacent dielectric layer formed from the second prepreg layer 336 .
- FIG. 5C is a diagram 520 illustrating that the “A-stage” resin 512 dispensed within the region 312 , as shown in FIG. 5B , is then partially cured (“B-staged”) to form the B-stage resin 322 .
- the B-stage resin 322 depicted in FIG. 5C may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a partially cured dielectric resin.
- the resin 512 dispensed within the region 312 may be selected based on the resin associated within an adjacent prepreg layer during a subsequent lamination cycle to form a multiple-layer printed circuit board. For example, referring to the layup 332 depicted in FIG. 3C , the resin 512 dispensed within the region 312 may be selected based on the resin associated with the second prepreg layer 336 adjacent to the second circuitized core 304 . To illustrate, the “A-stage” resin 512 may be selected such that, after “B-staging”, the B-stage resin 322 corresponds to the B-staged resin within the second prepreg layer 336 .
- the resin 512 dispensed within the region 312 may be selected such that, after the lamination cycle depicted in FIG. 3D , the cured resin 346 has a dielectric constant that is substantially similar to a dielectric constant of the adjacent dielectric layer formed from the second prepreg layer 336 . That is, the resin 512 selected for dispensation within the region 312 may be different from the resin associated with the second prepreg layer 336 in order to match an overall dielectric constant of the woven glass cloth and cured resin after the lamination cycle.
- FIGS. 6A-6C are diagrams illustrating stages of a process of forming the third circuitized core layer depicted in FIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment.
- a diagram 600 illustrates a cross-sectional view and a top view of the surface of the third circuitized core 306 of FIG. 3A .
- FIG. 6A illustrates that the region 314 of increased resin demand may correspond to a relatively narrow gap between two copper traces on the third circuitized core 306 .
- the top view illustrates that the region 314 may be identified by coordinates along an X-axis and a Y-axis. As illustrated and further described herein with respect to FIG. 6B , the coordinates along the X-axis and the Y-axis may be utilized by an inkjet printer for resin dispensation.
- a diagram 610 illustrates a cross-sectional view and a top view of the surface of the third circuitized core 306 of FIG. 6A after resin dispensation into the region 314 of increased resin demand.
- the coordinates of the region 314 along the X-axis and the Y-axis may be utilized to dispense a pattern of individual “droplets” of resin 612 (identified as “Inkjet printed resin” in FIG. 6B ) in a manner similar to dispensation of ink by an inkjet printer.
- the resin 612 dispensed within the region 314 represents an “A-stage” resin.
- the 6B may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a dielectric resin.
- the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth of the adjacent prepreg layer 336 in the layup 332 (depicted in in FIG. 3C ).
- the cured resin 346 within the region 314 of the third circuitized core 306 may have an overall dielectric constant that is substantially similar to an overall dielectric constant of the adjacent dielectric layer formed from the second prepreg layer 336 .
- FIG. 6C is a diagram 620 illustrating that the “A-stage” resin 612 dispensed within the region 314 , as shown in FIG. 6B , is then partially cured (“B-staged”) to form the B-stage resin 322 .
- the B-stage resin 322 depicted in FIG. 6C may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a partially cured dielectric resin.
- the resin 612 dispensed within the region 314 may be selected based on the resin associated within an adjacent prepreg layer during a subsequent lamination cycle to form a multiple-layer printed circuit board. For example, referring to the layup 332 depicted in FIG. 3C , the resin 612 dispensed within the region 314 may be selected based on the resin associated with the second prepreg layer 336 adjacent to the third circuitized core 306 . To illustrate, the “A-stage” resin 612 may be selected such that, after “B-staging”, the B-stage resin 322 corresponds to the B-staged resin within the second prepreg layer 336 .
- the resin 612 dispensed within the region 314 may be selected such that, after the lamination cycle depicted in FIG. 3D , the cured resin 346 has a dielectric constant that is substantially similar to a dielectric constant of the adjacent dielectric layer formed from the second prepreg layer 336 . That is, the resin 612 selected for dispensation within the region 314 may be different from the resin associated with the second prepreg layer 336 in order to match an overall dielectric constant of the woven glass cloth and cured resin after the lamination cycle.
- FIG. 7 is a flow diagram illustrating a particular embodiment of a process 700 of manufacturing a multiple-layer printed circuit board that includes selectively applying and partially curing a dielectric resin in increased resin demand region(s) of circuitized core layer(s) prior to a lamination cycle.
- the dielectric resin may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin.
- the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth material of a pre-impregnated material to be utilized to form dielectric layers in a multiple-layer printed circuit board. This may enable the region of the circuitized core layer including the glass spheres and cured dielectric resin to have a dielectric constant that is substantially similar to a dielectric constant associated with an adjacent dielectric layer formed from the prepreg material.
- a glass material e.g., an “E-glass” material
- the process 700 depicted in FIG. 7 may be utilized to form a multiple-layer printed circuit board that includes a dielectric layer and a circuitized core layer.
- the dielectric layer is formed from a prepreg material that includes a partially cured dielectric resin encapsulating a woven glass cloth.
- the circuitized core layer has a surface that is adjacent to the dielectric layer.
- the surface of the circuitized core layer has a region of dielectric material that includes glass spheres encapsulated within a cured dielectric resin.
- the process 700 includes identifying one or more regions of a circuitized core layer associated with increased dielectric resin demand, at 702 .
- the region 310 of the first circuitized core 302 is associated with increased dielectric resin demand.
- the region 312 of the second circuitized core 304 is associated with increased dielectric resin demand.
- the region 314 of the third circuitized core 306 is associated with increased dielectric resin demand.
- the process 700 includes selectively applying a dielectric resin to the region(s) of the circuitized core layer, at 704 .
- the resin 412 may be inkjet printed into the region 310 of the first circuitized core 302 (e.g., based on X-Y coordinates of the region 310 , as depicted in the top view).
- the resin 512 may be inkjet printed into the region 312 of the second circuitized core 304 (e.g., based on X-Y coordinates of the region 312 , as depicted in the top view).
- FIG. 4B the resin 412 may be inkjet printed into the region 310 of the first circuitized core 302 (e.g., based on X-Y coordinates of the region 310 , as depicted in the top view).
- the resin 512 may be inkjet printed into the region 312 of the second circuitized core 304 (e.g., based on X-Y coordinates of the region 312 , as depicted in
- the resin 612 may be inkjet printed into the region 314 of the third circuitized core 306 (e.g., based on X-Y coordinates of the region 314 , as depicted in the top view).
- the dielectric resin may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin.
- the process 700 includes partially curing the dielectric resin, at 706 .
- partially curing the resin 412 dispensed within the region 310 forms the B-stage resin 322 within the region 310 of the first circuitized core 302 .
- partially curing the resin 512 dispensed within the region 312 forms the B-stage resin 322 within the region 312 of the second circuitized core 304 .
- partially curing the resin 612 dispensed within the region 314 forms the B-stage resin 322 within the region 314 of the third circuitized core 306 .
- the B-stage resin 322 depicted in FIGS. 4C, 5C, and 6C may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a partially cured dielectric resin.
- the process 700 includes forming a layup that includes the circuitized core layer, at 708 .
- the layup 332 includes the first circuitized core 302 with the B-stage resin 322 within the region 310 of increased resin demand.
- the region 310 of the first circuitized core 302 is adjacent to the first prepreg layer 334 in the layup 332 .
- the layup 332 includes the second circuitized core 304 with the B-stage resin 322 within the region 312 of increased resin demand.
- the region 312 of the second circuitized core 304 is adjacent to the second prepreg layer 336 in the layup 332 .
- FIG. 3C the layup 332 includes the first circuitized core 302 with the B-stage resin 322 within the region 310 of increased resin demand.
- the region 310 of the first circuitized core 302 is adjacent to the first prepreg layer 334 in the layup 332 .
- the layup 332 includes the second circuitized core 304 with the B-stage resin 322 within the region 312 of
- the layup 332 includes the third circuitized core 306 with the B-stage resin 322 within the region 314 of increased resin demand.
- the region 314 of the third circuitized core 306 is adjacent to the second prepreg layer 336 in the layup 332 .
- the process 700 includes performing a lamination cycle to form a multiple-layer printed circuit board, at 710 .
- the layup 332 of FIG. 3C may be disposed between the top platen 342 and the bottom platen 344 , and the lamination cycle may include applying pressure and heat.
- the resulting multiple-layer printed circuit board includes the cured resin 346 in the regions 310 - 314 of increased resin demand, thereby preventing resin starvation.
- the cured resin 346 may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a cured dielectric resin. This may enable the region of the circuitized core layer that includes the cured resin 346 to have a first dielectric constant that is substantially similar to a second dielectric constant associated with an adjacent dielectric layer formed from the prepreg material.
- FIG. 7 illustrates an example of a process of manufacturing a multiple-layer printed circuit board that includes selectively applying and partially curing a dielectric resin in increased resin demand region(s) of circuitized core layer(s) prior to a lamination cycle.
- the additional dielectric resin may fill the regions of increased resin demand during the lamination cycle, thereby preventing resin starvation.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Laminated Bodies (AREA)
- Reinforced Plastic Materials (AREA)
Abstract
Description
- A printed circuit board (PCB) laminate design may include a multiple-layer “stack-up” design that includes multiple layers. For example, a PCB may be formed of a fiberglass cloth pre-impregnated with a thermoset resin, also referred to as a “prepreg” material. Due to the complex nature of fluid flow properties for thermoset resins, design of PCB lamination processes that use thermoset resins can be challenging. The complex nature of some multiple-layer PCB designs may make it particularly difficult to accurately achieve a specific dielectric thickness and total board thickness while also maintaining a satisfactory impedance value. For example, high density interconnect (HDI) boards may incorporate microvias, blind and buried vias, multiple controlled impedance and differential traces, fine line technology, and tighter tolerances.
- According to an embodiment, a process of manufacturing a multiple-layer printed circuit board is disclosed. The process includes selectively applying a dielectric resin to a region of a circuitized core layer. The process also includes partially curing the dielectric resin prior to performing a lamination cycle to form a multiple-layer printed circuit board that includes the circuitized core layer.
- According to another embodiment, a multiple-layer printed circuit board is disclosed. The multiple-layer printed circuit board is formed according to a process that includes selectively applying a dielectric resin to a region of a circuitized core layer and partially curing the dielectric resin. The process also includes forming a layup that includes a layer of pre-impregnated (prepreg) material adjacent to the partially cured dielectric resin of the circuitized core layer. The process further includes performing a lamination cycle to form a multiple-layer printed circuit board.
- According to yet another embodiment, a circuitized core layer for multiple-layer printed circuit board manufacturing is disclosed. The circuitized core layer includes a partially cured dielectric resin disposed within a region associated with increased resin demand.
- According to another embodiment, a process of manufacturing a multiple-layer printed circuit board is disclosed. The process includes selectively applying a dielectric resin mixture to a region of a circuitized core layer. The dielectric resin mixture includes glass spheres encapsulated within a dielectric resin. The process also includes partially curing the dielectric resin prior to performing a lamination cycle to form a multiple-layer printed circuit board that includes the circuitized core layer.
- According to a further embodiment, a multiple-layer printed circuit board is disclosed. The multiple-layer printed circuit board includes a dielectric layer and a circuitized core layer. The dielectric layer is formed from a pre-impregnated (prepreg) material that includes a partially cured dielectric resin encapsulating a woven glass cloth. The circuitized core layer has a surface that is adjacent to the dielectric layer. The surface of the circuitized core layer has a region of dielectric material that includes glass spheres encapsulated within a cured dielectric resin.
- The foregoing and other objects, features, and advantages of the invention will be apparent from the following more particular descriptions of exemplary embodiments of the invention as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts of exemplary embodiments of the invention.
-
FIG. 1 is a diagram illustrating a process of manufacturing a multiple-layer printed circuit board in which dielectric resin is selectively applied to region(s) of a circuitized core layer associated with increased resin demand, according to one embodiment. -
FIG. 2 is a diagram illustrating a portion of a multiple-layer printed circuit board that includes regions of increased resin demand, according to one embodiment. -
FIG. 3A is a diagram illustrating regions of increased resin demand associated with multiple circuitized core layers to be utilized to form a multiple-layer printed circuit board, according to one embodiment. -
FIG. 3B is a diagram illustrating selective application of a dielectric resin to the regions of the circuitized core layers depicted inFIG. 3A and partial curing of the dielectric resin, according to one embodiment. -
FIG. 3C is a diagram illustrating a layup that includes the circuitized core layers with the partially cured dielectric resin ofFIG. 3B prior to a lamination cycle, according to one embodiment. -
FIG. 3D is a diagram illustrating that lamination of the layup ofFIG. 3C to form a multiple-layer printed circuit board results in curing of the dielectric resin within the regions of increased resin demand, according to one embodiment. -
FIGS. 4A-4C are diagrams illustrating stages of a process of forming the first circuitized core layer depicted inFIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment. -
FIGS. 5A-5C are diagrams illustrating stages of a process of forming the second circuitized core layer depicted inFIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment. -
FIGS. 6A-6C are diagrams illustrating stages of a process of forming the third circuitized core layer depicted inFIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment. -
FIG. 7 is a flow diagram illustrating a particular embodiment of a process of manufacturing a multiple-layer printed circuit board that includes selectively applying and partially curing a dielectric resin in increased resin demand region(s) of circuitized core layer(s) prior to a lamination cycle. - The present disclosure describes selective application of dielectric resin to regions of increased resin demand of circuitized core layers prior to performing a lamination cycle to form a multiple-layer printed circuit board. A dielectric resin may be applied to the regions of increased resin demand using inkjet printing techniques. Subsequently, the resin may be partially cured to form circuitized core layers having partially cured dielectric resin disposed within the regions of increased resin demand. During the lamination cycle, the partially cured dielectric resin fills the regions of increased resin demand with cured resin, thereby preventing resin starvation. In some embodiments of the present disclosure, a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin may be selectively applied to the regions of increased resin demand. One potential advantage associated with the use of glass spheres is the ability to more accurately match an overall dielectric constant of adjacent dielectric layers.
-
FIG. 1 is a diagram 100 illustrating a process of manufacturing a multiple-layer printed circuit board in which dielectric resin is selectively applied to region(s) of a circuitized core layer associated with increased resin demand, according to one embodiment. In the example ofFIG. 1 , selective application of resin to regions of a single circuitized core layer is illustrated. As illustrated and further described herein with respect toFIGS. 2, 3A-3D, 4A-4C, 5A-5C, and 6A-6C , multiple circuitized core layers of a particular multiple-layer printed circuit board design may have dielectric resin selectively applied in identified region(s) prior to performing a lamination cycle. - The left side of
FIG. 1 depicts a process of forming a circuitized core layer that includes regions of high resin demand. The first stage corresponds to core lamination in which two epoxy glass layers (e.g., two layers of prepreg material) are disposed between two outer layers of copper foil and laminated to form a raw core. In the example ofFIG. 1 , the outer layers of copper on the raw core correspond to voltage and ground planes in a multiple-layer printed circuit board. The next stage depicted on the left side ofFIG. 1 corresponds to patterning of the copper layer of the raw core to form a circuitized core. The circuitized core depicted inFIG. 1 identifies regions of increased resin demand for a multiple-layer printed circuit board formed from the circuitized core. - The right side of
FIG. 1 depicts an example according to the present disclosure in which dielectric resin is selectively applied to the regions of increased resin demand and partially cured prior to performing a lamination cycle to form a multiple-layer printed circuit board that includes the circuitized core. The first stage depicted on the right side ofFIG. 1 illustrates that dielectric resin (“A-stage” resin) may be selectively applied to the identified regions of the circuitized core and partially cured (“B-staged”) to form a circuitized core with resin. As described further herein, in some cases, the A-stage resin may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin. The next stage depicted inFIG. 1 illustrates a selected portion of a layup that includes the circuitized core with resin and a layer of pre-impregnated (prepreg) material adjacent to the B-staged resin to form a circuitized core plus prepreg. The next stage depicted inFIG. 1 illustrates that a lamination cycle results in a multiple-layer printed circuit board in which the selectively applied resin prevents resin starvation in the regions of increased resin demand. - Thus,
FIG. 1 illustrates an example of a process of selectively applying dielectric resin to high resin demand regions of a circuitized core layer prior to a lamination cycle in order to prevent resin starvation. As described further herein, the dielectric resin may be selectively applied using an inkjet printing process followed by partial curing (“B-staging”) of the resin. In some cases, the regions of increased resin demand may be identified by fabricating a multiple-layer printed circuit board from circuitized core layers without the dielectric resin followed by visual inspection to identify resin starved regions. In other cases, an inverse of the copper pattern may be utilized to identify the regions for resin dispensation via an inkjet printing process. For example, when a distance between adjacent copper traces satisfies a threshold distance associated with increased resin demand, the region between the adjacent copper traces may be identified for resin dispensation. -
FIG. 2 is a diagram 200 illustrating a portion of a multiple-layer printed circuit board that includes regions of increased resin demand, according to one embodiment. In the example depicted inFIG. 2 , the multiple-layer printed circuit board may be fabricated from a layup that includes three circuitized core layers with two intervening prepreg layers. Examples of circuitized core layers that may be utilized to form the multiple-layer printed circuit board ofFIG. 2 are illustrated and further described herein with respect toFIGS. 3A-3D .FIG. 2 further illustrates examples of regions of increased resin demand in each of the circuitized core layers. -
FIGS. 3A to 3D illustrate an example of a process of preventing resin starvation in a multiple-layer printed circuit board by selectively applying resin in region(s) of individual circuitized core layers that are identified as increased resin demand region(s). In the example depicted inFIGS. 3A to 3D , three circuitized core layers are utilized to form a multiple-layer printed circuit board. It will be appreciated that the processes described herein may be utilized for multiple-layer printed circuit boards including an alternative number and/or arrangement of circuitized core layers. - Referring to
FIG. 3A , a diagram 300 illustrates regions of increased resin demand associated with multiple circuitized core layers to be utilized to form a multiple-layer printed circuit board, according to one embodiment. - In the example of
FIG. 3A , the multiple circuitized core layers include a firstcircuitized core 302, a secondcircuitized core 304, and a thirdcircuitized core 306.FIG. 3A illustrates that the firstcircuitized core 302 includes aregion 310 of increased resin demand, the secondcircuitized core 304 includes aregion 312 of increased resin demand, and the thirdcircuitized core 306 includes aregion 314 of increased resin demand. In some cases, the regions 310-314 of increased resin demand may be identified by fabricating a multiple-layer printed circuit board from a layup that includes the three circuitized core layers 302-306 without the dielectric resin followed by visual inspection to identify resin starved regions. In other cases, an inverse of the copper pattern for each of the circuitized core layers 302-306 may be utilized to identify the regions for resin dispensation via an inkjet printing process. - Referring to
FIG. 3B , a diagram 320 illustrates selective application of a dielectric resin to the regions of the circuitized core layers depicted inFIG. 3A and partial curing of the dielectric resin, according to one embodiment.FIG. 3B illustrates that, following selective application and partial curing, the firstcircuitized core 302 includes B-stage resin 322 in theregion 310, the secondcircuitized core 304 includes B-stage resin 322 in theregion 312, and the thirdcircuitized core 306 includes B-stage resin 322 in theregion 314. In some cases, the B-stage resin 322 may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a partially cured dielectric resin. - The process of selectively applying dielectric resin onto the first
circuitized core 302 and partially curing the dielectric resin to form the B-stage resin 322 is illustrated and further described herein with respect toFIGS. 4A-4C . The process of selectively applying dielectric resin onto the secondcircuitized core 304 and partially curing the dielectric resin to form the B-stage resin 322 is illustrated and further described herein with respect toFIGS. 5A-5C . The process of selectively applying dielectric resin onto the thirdcircuitized core 306 and partially curing the dielectric resin to form the B-stage resin 322 is illustrated and further described herein with respect toFIGS. 6A-6C . - Referring
FIG. 3C , a diagram 330 illustrates alayup 332 that includes the circuitized core layers 302-306 with the partially cured dielectric resin ofFIG. 3B prior to a lamination cycle, according to one embodiment. -
FIG. 3C illustrates that thelayup 332 includes afirst prepreg layer 334 disposed between a bottom surface of the firstcircuitized core layer 302 that includes the B-stage resin 322 and a top surface of the second circuitized core layer 304 (that does not include the B-stage resin 322). Thelayup 332 further includes asecond prepreg layer 336 disposed between a bottom surface of the second circuitized core layer 304 (that includes the B-stage resin 322) and a top surface of the third circuitized core layer 306 (that includes the B-stage resin 322). - Referring
FIG. 3D , a diagram 340 illustrates that lamination of thelayup 332 ofFIG. 3C to form a multiple-layer printed circuit board results in curing of the B-stage resin 322, according to one embodiment. The lamination cycle depicted inFIG. 3D includes disposing thelayup 332 between atop platen 342 and abottom platen 344, and applying pressure and heat. The lamination cycle results in curing of the B-stage resin 322 to form curedresin 346 in each of the regions 310-314 of increased resin demand, thereby preventing resin starvation in the multiple-layer printed circuit board. In some cases, the curedresin 346 may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a cured dielectric resin. -
FIGS. 4A-4C are diagrams illustrating stages of a process of forming the first circuitized core layer depicted inFIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment. - Referring to
FIG. 4A , a diagram 400 illustrates a cross-sectional view and a top view of the surface of the firstcircuitized core 302 ofFIG. 3A .FIG. 4A illustrates that theregion 310 of increased resin demand may correspond to a relatively narrow gap between two copper traces on the firstcircuitized core 302. The top view illustrates that theregion 310 may be identified by coordinates along an X-axis and a Y-axis. As illustrated and further described herein with respect toFIG. 4B , the coordinates along the X-axis and the Y-axis may be utilized by an inkjet printer for resin dispensation. - Referring to
FIG. 4B , a diagram 410 illustrates a cross-sectional view and a top view of the surface of the firstcircuitized core 302 ofFIG. 4A after resin dispensation into theregion 310 of increased resin demand. In the embodiment depicted inFIG. 4B , the coordinates of theregion 310 along the X-axis and the Y-axis may be utilized to dispense a pattern of individual “droplets” of resin 412 (identified as “Inkjet printed resin” inFIG. 4B ) in a manner similar to dispensation of ink by an inkjet printer. Theresin 412 dispensed within theregion 310 represents an “A-stage” resin. In some cases, theresin 412 depicted inFIG. 4B may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a dielectric resin. For example, the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth of theadjacent prepreg layer 334 in the layup 332 (depicted in inFIG. 3C ). Referring to the multiple-layer printed circuit board depicted inFIG. 3D , the curedresin 346 within theregion 310 of the firstcircuitized core 302 may have an overall dielectric constant that is substantially similar to an overall dielectric constant of the adjacent dielectric layer formed from thefirst prepreg layer 334. -
FIG. 4C is a diagram 420 illustrating that the “A-stage”resin 412 dispensed within theregion 310, as shown inFIG. 4B , is then partially cured (“B-staged”) to form the B-stage resin 322. In some cases, the B-stage resin 322 depicted inFIG. 4C may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a partially cured dielectric resin. - In some cases, the
resin 412 dispensed within theregion 310 may be selected based on the resin associated within an adjacent prepreg layer during a subsequent lamination cycle to form a multiple-layer printed circuit board. For example, referring to thelayup 332 depicted inFIG. 3C , theresin 412 dispensed within theregion 310 may be selected based on the resin associated with thefirst prepreg layer 334 adjacent to the firstcircuitized core layer 302. To illustrate, the “A-stage”resin 412 may be selected such that, after “B-staging”, the B-stage resin 322 corresponds to the B-staged resin within thefirst prepreg layer 334. - In other cases, the
resin 412 dispensed within theregion 310 may be selected such that, after the lamination cycle depicted inFIG. 3D , the curedresin 346 has a dielectric constant that is substantially similar to a dielectric constant of the adjacent dielectric layer formed from thefirst prepreg layer 334. That is, theresin 412 selected for dispensation within theregion 310 may be different from the resin associated with thefirst prepreg layer 334 in order to match an overall dielectric constant of the woven glass cloth and cured resin after the lamination cycle. -
FIGS. 5A-5C are diagrams illustrating stages of a process of forming the second circuitized core layer depicted inFIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment. - Referring to
FIG. 5A , a diagram 500 illustrates a cross-sectional view and a top view of the surface of the secondcircuitized core 304 ofFIG. 3A .FIG. 5A illustrates that theregion 312 of increased resin demand may correspond to a relatively narrow area between a plated through hole (PTH) and copper of the ground plane (as depicted inFIG. 2 ). The top view illustrates that theregion 312 may be identified by coordinates along an X-axis and a Y-axis. As illustrated and further described herein with respect toFIG. 5B , the coordinates along the X-axis and the Y-axis may be utilized by an inkjet printer for resin dispensation. - Referring to
FIG. 5B , a diagram 510 illustrates a cross-sectional view and a top view of the surface of the secondcircuitized core 304 ofFIG. 5A after resin dispensation into theregion 312 of increased resin demand. In the embodiment depicted inFIG. 5B , the coordinates of theregion 312 along the X-axis and the Y-axis may be utilized to dispense a pattern of individual “droplets” of resin 512 (identified as “Inkjet printed resin” inFIG. 5B ) in a manner similar to dispensation of ink by an inkjet printer. Theresin 512 dispensed within theregion 312 represents an “A-stage” resin. In some cases, theresin 512 depicted inFIG. 5B may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a dielectric resin. For example, the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth of theadjacent prepreg layer 336 in the layup 332 (depicted in inFIG. 3C ). Referring to the multiple-layer printed circuit board depicted inFIG. 3D , the curedresin 346 within theregion 312 of the secondcircuitized core 304 may have an overall dielectric constant that is substantially similar to an overall dielectric constant of the adjacent dielectric layer formed from thesecond prepreg layer 336. -
FIG. 5C is a diagram 520 illustrating that the “A-stage”resin 512 dispensed within theregion 312, as shown inFIG. 5B , is then partially cured (“B-staged”) to form the B-stage resin 322. In some cases, the B-stage resin 322 depicted inFIG. 5C may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a partially cured dielectric resin. - In some cases, the
resin 512 dispensed within theregion 312 may be selected based on the resin associated within an adjacent prepreg layer during a subsequent lamination cycle to form a multiple-layer printed circuit board. For example, referring to thelayup 332 depicted inFIG. 3C , theresin 512 dispensed within theregion 312 may be selected based on the resin associated with thesecond prepreg layer 336 adjacent to the secondcircuitized core 304. To illustrate, the “A-stage”resin 512 may be selected such that, after “B-staging”, the B-stage resin 322 corresponds to the B-staged resin within thesecond prepreg layer 336. - In other cases, the
resin 512 dispensed within theregion 312 may be selected such that, after the lamination cycle depicted inFIG. 3D , the curedresin 346 has a dielectric constant that is substantially similar to a dielectric constant of the adjacent dielectric layer formed from thesecond prepreg layer 336. That is, theresin 512 selected for dispensation within theregion 312 may be different from the resin associated with thesecond prepreg layer 336 in order to match an overall dielectric constant of the woven glass cloth and cured resin after the lamination cycle. -
FIGS. 6A-6C are diagrams illustrating stages of a process of forming the third circuitized core layer depicted inFIGS. 3B and 3C by selectively applying a dielectric resin to region(s) of increased resin demand followed by partial curing of the dielectric resin prior to performing a lamination cycle, according to one embodiment. - Referring to
FIG. 6A , a diagram 600 illustrates a cross-sectional view and a top view of the surface of the thirdcircuitized core 306 ofFIG. 3A .FIG. 6A illustrates that theregion 314 of increased resin demand may correspond to a relatively narrow gap between two copper traces on the thirdcircuitized core 306. The top view illustrates that theregion 314 may be identified by coordinates along an X-axis and a Y-axis. As illustrated and further described herein with respect toFIG. 6B , the coordinates along the X-axis and the Y-axis may be utilized by an inkjet printer for resin dispensation. - Referring to
FIG. 6B , a diagram 610 illustrates a cross-sectional view and a top view of the surface of the thirdcircuitized core 306 ofFIG. 6A after resin dispensation into theregion 314 of increased resin demand. In the embodiment depicted inFIG. 6B , the coordinates of theregion 314 along the X-axis and the Y-axis may be utilized to dispense a pattern of individual “droplets” of resin 612 (identified as “Inkjet printed resin” inFIG. 6B ) in a manner similar to dispensation of ink by an inkjet printer. Theresin 612 dispensed within theregion 314 represents an “A-stage” resin. In some cases, theresin 612 depicted inFIG. 6B may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a dielectric resin. For example, the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth of theadjacent prepreg layer 336 in the layup 332 (depicted in inFIG. 3C ). Referring to the multiple-layer printed circuit board depicted inFIG. 3D , the curedresin 346 within theregion 314 of the thirdcircuitized core 306 may have an overall dielectric constant that is substantially similar to an overall dielectric constant of the adjacent dielectric layer formed from thesecond prepreg layer 336. -
FIG. 6C is a diagram 620 illustrating that the “A-stage”resin 612 dispensed within theregion 314, as shown inFIG. 6B , is then partially cured (“B-staged”) to form the B-stage resin 322. In some cases, the B-stage resin 322 depicted inFIG. 6C may correspond to a dielectric resin mixture that includes glass spheres (e.g., hollow glass spheres) encapsulated within a partially cured dielectric resin. - In some cases, the
resin 612 dispensed within theregion 314 may be selected based on the resin associated within an adjacent prepreg layer during a subsequent lamination cycle to form a multiple-layer printed circuit board. For example, referring to thelayup 332 depicted inFIG. 3C , theresin 612 dispensed within theregion 314 may be selected based on the resin associated with thesecond prepreg layer 336 adjacent to the thirdcircuitized core 306. To illustrate, the “A-stage”resin 612 may be selected such that, after “B-staging”, the B-stage resin 322 corresponds to the B-staged resin within thesecond prepreg layer 336. - In other cases, the
resin 612 dispensed within theregion 314 may be selected such that, after the lamination cycle depicted inFIG. 3D , the curedresin 346 has a dielectric constant that is substantially similar to a dielectric constant of the adjacent dielectric layer formed from thesecond prepreg layer 336. That is, theresin 612 selected for dispensation within theregion 314 may be different from the resin associated with thesecond prepreg layer 336 in order to match an overall dielectric constant of the woven glass cloth and cured resin after the lamination cycle. -
FIG. 7 is a flow diagram illustrating a particular embodiment of aprocess 700 of manufacturing a multiple-layer printed circuit board that includes selectively applying and partially curing a dielectric resin in increased resin demand region(s) of circuitized core layer(s) prior to a lamination cycle. In some cases, the dielectric resin may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin. In a particular embodiment, the glass spheres may correspond to hollow glass spheres formed from a glass material (e.g., an “E-glass” material) that is substantially similar to a woven glass cloth material of a pre-impregnated material to be utilized to form dielectric layers in a multiple-layer printed circuit board. This may enable the region of the circuitized core layer including the glass spheres and cured dielectric resin to have a dielectric constant that is substantially similar to a dielectric constant associated with an adjacent dielectric layer formed from the prepreg material. - In some embodiments, the
process 700 depicted inFIG. 7 may be utilized to form a multiple-layer printed circuit board that includes a dielectric layer and a circuitized core layer. The dielectric layer is formed from a prepreg material that includes a partially cured dielectric resin encapsulating a woven glass cloth. The circuitized core layer has a surface that is adjacent to the dielectric layer. The surface of the circuitized core layer has a region of dielectric material that includes glass spheres encapsulated within a cured dielectric resin. - The
process 700 includes identifying one or more regions of a circuitized core layer associated with increased dielectric resin demand, at 702. For example, referring toFIGS. 3A and 4A , theregion 310 of the firstcircuitized core 302 is associated with increased dielectric resin demand. As another example, referring toFIGS. 3A and 5A , theregion 312 of the secondcircuitized core 304 is associated with increased dielectric resin demand. As a further example, referring toFIGS. 3A and 6A , theregion 314 of the thirdcircuitized core 306 is associated with increased dielectric resin demand. - The
process 700 includes selectively applying a dielectric resin to the region(s) of the circuitized core layer, at 704. For example, referring toFIG. 4B , theresin 412 may be inkjet printed into theregion 310 of the first circuitized core 302 (e.g., based on X-Y coordinates of theregion 310, as depicted in the top view). As another example, referring toFIG. 5B , theresin 512 may be inkjet printed into theregion 312 of the second circuitized core 304 (e.g., based on X-Y coordinates of theregion 312, as depicted in the top view). As a further example, referring toFIG. 6B , theresin 612 may be inkjet printed into theregion 314 of the third circuitized core 306 (e.g., based on X-Y coordinates of theregion 314, as depicted in the top view). In some cases, the dielectric resin may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a dielectric resin. - The
process 700 includes partially curing the dielectric resin, at 706. For example, referring toFIG. 4C , partially curing theresin 412 dispensed within theregion 310 forms the B-stage resin 322 within theregion 310 of the firstcircuitized core 302. As another example, referring toFIG. 5C , partially curing theresin 512 dispensed within theregion 312 forms the B-stage resin 322 within theregion 312 of the secondcircuitized core 304. As a further example, referring toFIG. 6C , partially curing theresin 612 dispensed within theregion 314 forms the B-stage resin 322 within theregion 314 of the thirdcircuitized core 306. In some embodiments, the B-stage resin 322 depicted inFIGS. 4C, 5C, and 6C may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a partially cured dielectric resin. - The
process 700 includes forming a layup that includes the circuitized core layer, at 708. For example, referring toFIG. 3C , thelayup 332 includes the firstcircuitized core 302 with the B-stage resin 322 within theregion 310 of increased resin demand. Theregion 310 of the firstcircuitized core 302 is adjacent to thefirst prepreg layer 334 in thelayup 332. As another example, referring toFIG. 3C , thelayup 332 includes the secondcircuitized core 304 with the B-stage resin 322 within theregion 312 of increased resin demand. Theregion 312 of the secondcircuitized core 304 is adjacent to thesecond prepreg layer 336 in thelayup 332. As a further example, referring toFIG. 3C , thelayup 332 includes the thirdcircuitized core 306 with the B-stage resin 322 within theregion 314 of increased resin demand. Theregion 314 of the thirdcircuitized core 306 is adjacent to thesecond prepreg layer 336 in thelayup 332. - The
process 700 includes performing a lamination cycle to form a multiple-layer printed circuit board, at 710. For example, referring toFIG. 3D , thelayup 332 ofFIG. 3C may be disposed between thetop platen 342 and thebottom platen 344, and the lamination cycle may include applying pressure and heat. The resulting multiple-layer printed circuit board includes the curedresin 346 in the regions 310-314 of increased resin demand, thereby preventing resin starvation. In some cases, the curedresin 346 may correspond to a dielectric resin mixture that includes glass spheres encapsulated within a cured dielectric resin. This may enable the region of the circuitized core layer that includes the curedresin 346 to have a first dielectric constant that is substantially similar to a second dielectric constant associated with an adjacent dielectric layer formed from the prepreg material. - Thus,
FIG. 7 illustrates an example of a process of manufacturing a multiple-layer printed circuit board that includes selectively applying and partially curing a dielectric resin in increased resin demand region(s) of circuitized core layer(s) prior to a lamination cycle. The additional dielectric resin may fill the regions of increased resin demand during the lamination cycle, thereby preventing resin starvation. - It will be understood from the foregoing description that modifications and changes may be made in various embodiments of the present invention without departing from its true spirit. The descriptions in this specification are for purposes of illustration only and are not to be construed in a limiting sense. The scope of the present invention is limited only by the language of the following claims.
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/511,869 US20190342994A1 (en) | 2017-12-18 | 2019-07-15 | Selective dielectric resin application on circuitized core layers |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/845,781 US10405421B2 (en) | 2017-12-18 | 2017-12-18 | Selective dielectric resin application on circuitized core layers |
US16/511,869 US20190342994A1 (en) | 2017-12-18 | 2019-07-15 | Selective dielectric resin application on circuitized core layers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/845,781 Continuation US10405421B2 (en) | 2017-12-18 | 2017-12-18 | Selective dielectric resin application on circuitized core layers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190342994A1 true US20190342994A1 (en) | 2019-11-07 |
Family
ID=66813970
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/845,781 Active US10405421B2 (en) | 2017-12-18 | 2017-12-18 | Selective dielectric resin application on circuitized core layers |
US16/029,114 Active 2038-08-16 US11178757B2 (en) | 2017-12-18 | 2018-07-06 | Selective dielectric resin application on circuitized core layers |
US16/511,902 Abandoned US20190342995A1 (en) | 2017-12-18 | 2019-07-15 | Selective dielectric resin application on circuitized core layers |
US16/511,869 Abandoned US20190342994A1 (en) | 2017-12-18 | 2019-07-15 | Selective dielectric resin application on circuitized core layers |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/845,781 Active US10405421B2 (en) | 2017-12-18 | 2017-12-18 | Selective dielectric resin application on circuitized core layers |
US16/029,114 Active 2038-08-16 US11178757B2 (en) | 2017-12-18 | 2018-07-06 | Selective dielectric resin application on circuitized core layers |
US16/511,902 Abandoned US20190342995A1 (en) | 2017-12-18 | 2019-07-15 | Selective dielectric resin application on circuitized core layers |
Country Status (6)
Country | Link |
---|---|
US (4) | US10405421B2 (en) |
JP (1) | JP7479283B2 (en) |
CN (1) | CN111480397A (en) |
DE (2) | DE112018005807B4 (en) |
GB (1) | GB2583624A (en) |
WO (1) | WO2019123079A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10405421B2 (en) | 2017-12-18 | 2019-09-03 | International Business Machines Corporation | Selective dielectric resin application on circuitized core layers |
JP7031955B2 (en) * | 2019-09-10 | 2022-03-08 | Fict株式会社 | Circuit board manufacturing method |
CN114521060B (en) * | 2020-11-18 | 2024-07-19 | 深南电路股份有限公司 | Printed wiring board and preparation method thereof |
CN114765923A (en) * | 2021-05-20 | 2022-07-19 | 上海贺鸿电子科技股份有限公司 | Three-layer circuit board of 5G base station isolator and preparation method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6730857B2 (en) * | 2001-03-13 | 2004-05-04 | International Business Machines Corporation | Structure having laser ablated features and method of fabricating |
US6931723B1 (en) * | 2000-09-19 | 2005-08-23 | International Business Machines Corporation | Organic dielectric electronic interconnect structures and method for making |
CN105792547A (en) * | 2016-04-21 | 2016-07-20 | 黄石沪士电子有限公司 | Pre-laminating process for inner-layer core plate of thick-copper multilayer PCB |
US10405421B2 (en) * | 2017-12-18 | 2019-09-03 | International Business Machines Corporation | Selective dielectric resin application on circuitized core layers |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4880465A (en) | 1987-03-09 | 1989-11-14 | Videojet Systems International, Inc. | Opaque ink composition containing hollow microspheres for use in ink jet printing |
US4864722A (en) * | 1988-03-16 | 1989-09-12 | International Business Machines Corporation | Low dielectric printed circuit boards |
US5120384A (en) | 1989-05-25 | 1992-06-09 | Matsushita Electric Works, Ltd. | Method of manufacturing multilayer laminate |
US5129142A (en) * | 1990-10-30 | 1992-07-14 | International Business Machines Corporation | Encapsulated circuitized power core alignment and lamination |
JPH08302161A (en) | 1995-05-10 | 1996-11-19 | Hitachi Chem Co Ltd | Resin composition and method for chemically etching same |
JP3624967B2 (en) | 1995-06-01 | 2005-03-02 | 日立化成工業株式会社 | Manufacturing method of multilayer printed wiring board |
US5806177A (en) * | 1995-10-31 | 1998-09-15 | Sumitomo Bakelite Company Limited | Process for producing multilayer printed circuit board |
JP3287746B2 (en) | 1995-11-09 | 2002-06-04 | 住友ベークライト株式会社 | 4-layer printed wiring board |
US5822856A (en) * | 1996-06-28 | 1998-10-20 | International Business Machines Corporation | Manufacturing circuit board assemblies having filled vias |
US5837355A (en) * | 1996-11-07 | 1998-11-17 | Sumitomo Bakelite Company Limited | Multilayer printed circuit board and process for producing and using the same |
KR20070086860A (en) | 1998-09-03 | 2007-08-27 | 이비덴 가부시키가이샤 | Multilayer printed wiring board and its manufacturing method |
JP2000077851A (en) * | 1998-09-03 | 2000-03-14 | Ibiden Co Ltd | Manufacture of multilayer printed wiring board |
JP2000151113A (en) | 1998-11-06 | 2000-05-30 | Hitachi Chem Co Ltd | Manufacture of multilayer printed wiring board and multilayer printed wiring board manufactured thereby |
GB2362037A (en) | 2000-05-03 | 2001-11-07 | Bancha Ongkosit | Printed circuit board manufacture |
JP2002141672A (en) * | 2000-11-02 | 2002-05-17 | Hitachi Ltd | Multilayer printed wiring board, manufacturing method thereof, mounting board, and electronic device |
TW497374B (en) | 2001-01-12 | 2002-08-01 | Phoenix Prec Technology Corp | Method for producing multilayer circuit board using prepreg as adhesive layer |
KR100573999B1 (en) | 2001-03-23 | 2006-04-25 | 가부시끼가이샤 후지꾸라 | Multilayer wiring board, base material for multilayer wiring board, and its manufacturing method |
SG99360A1 (en) * | 2001-04-19 | 2003-10-27 | Gul Technologies Singapore Ltd | A method for forming a printed circuit board and a printed circuit board formed thereby |
TW569653B (en) | 2001-07-10 | 2004-01-01 | Fujikura Ltd | Multilayer wiring board assembly, multilayer wiring board assembly component and method of manufacture thereof |
WO2004054337A1 (en) * | 2002-12-09 | 2004-06-24 | Noda Screen Co., Ltd. | Method for manufacturing printed wiring board |
US7498392B2 (en) | 2005-01-19 | 2009-03-03 | Nelson Kevin G | Methods and compositions for dielectric materials |
KR100754080B1 (en) | 2006-07-13 | 2007-08-31 | 삼성전기주식회사 | Rigid-flexible printed circuit boards and manufacturing method thereof |
JP2008078595A (en) * | 2006-09-21 | 2008-04-03 | Sanei Kagaku Kk | Printed circuit board with thick wiring circuit, and its production |
US7687722B2 (en) * | 2006-10-03 | 2010-03-30 | Endicott Interconnect Technologies, Inc. | Halogen-free circuitized substrate with reduced thermal expansion, method of making same, multilayered substrate structure utilizing same, and information handling system utilizing same |
KR100861618B1 (en) | 2007-03-02 | 2008-10-07 | 삼성전기주식회사 | Printed Circuit Board and Manufacturing Method for Improving Tolerance of Embedded Capacitor |
JP2009067867A (en) | 2007-09-12 | 2009-04-02 | Hitachi Chem Co Ltd | Adhesive composition, multilayered printed wiring board using the adhesive composition, and method for producing multilayered printed wiring board |
US20090227719A1 (en) * | 2008-03-07 | 2009-09-10 | Industrial Technology Research Institute | Curable High Dielectric Constant Ink Composition and High Dielectric Film |
JP5188915B2 (en) * | 2008-09-30 | 2013-04-24 | 富士フイルム株式会社 | Wiring formation method |
CN102481598B (en) | 2009-06-11 | 2014-07-09 | 罗杰斯公司 | Dielectric materials, methods of forming subassemblies therefrom, and the subassemblies formed therewith |
KR101061243B1 (en) | 2009-07-08 | 2011-09-01 | 삼성전기주식회사 | Printed circuit board and manufacturing method thereof |
JP5357682B2 (en) | 2009-09-25 | 2013-12-04 | パナソニック株式会社 | Manufacturing method of multilayer printed wiring board |
US8992200B2 (en) | 2009-12-29 | 2015-03-31 | General Electric Company | Resin infusion apparatus and system, layup system, and methods of using these |
KR20120028591A (en) | 2010-09-15 | 2012-03-23 | 삼성전자주식회사 | Molding apparatus and molding method for packaging semiconductor |
KR101908166B1 (en) * | 2011-06-21 | 2018-10-15 | 스미토모 베이클리트 컴퍼니 리미티드 | Method for manufacturing laminated board |
TWI549923B (en) * | 2011-06-27 | 2016-09-21 | 台燿科技股份有限公司 | Fused filler and its manufacturing method and use |
US20130186676A1 (en) | 2012-01-20 | 2013-07-25 | Futurewei Technologies, Inc. | Methods and Apparatus for a Substrate Core Layer |
WO2014109139A1 (en) * | 2013-01-09 | 2014-07-17 | 株式会社村田製作所 | Resin multilayer substrate, and manufacturing method therefor |
JP5904307B2 (en) | 2013-05-22 | 2016-04-13 | 株式会社村田製作所 | Fibril-like liquid crystal polymer powder, method for producing fibrillated liquid crystal polymer powder, paste, resin multilayer substrate, and method for producing resin multilayer substrate |
CN105163525A (en) * | 2015-08-19 | 2015-12-16 | 深圳市迅捷兴电路技术有限公司 | Method for fabricating inner-layer ultra-thick copper circuit board |
WO2017132310A1 (en) | 2016-01-28 | 2017-08-03 | Rogers Corporation | Thermosetting polymer formulations, circuit materials, and methods of use thereof |
TWI678390B (en) | 2017-01-20 | 2019-12-01 | 台燿科技股份有限公司 | Resin composition, and prepreg, metal-clad laminate, and printed circuit board using the same |
-
2017
- 2017-12-18 US US15/845,781 patent/US10405421B2/en active Active
-
2018
- 2018-07-06 US US16/029,114 patent/US11178757B2/en active Active
- 2018-12-07 DE DE112018005807.7T patent/DE112018005807B4/en active Active
- 2018-12-07 CN CN201880081216.1A patent/CN111480397A/en active Pending
- 2018-12-07 WO PCT/IB2018/059748 patent/WO2019123079A1/en active Application Filing
- 2018-12-07 GB GB2010481.6A patent/GB2583624A/en not_active Withdrawn
- 2018-12-07 JP JP2020530600A patent/JP7479283B2/en active Active
- 2018-12-07 DE DE112018008265.2T patent/DE112018008265B4/en active Active
-
2019
- 2019-07-15 US US16/511,902 patent/US20190342995A1/en not_active Abandoned
- 2019-07-15 US US16/511,869 patent/US20190342994A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6931723B1 (en) * | 2000-09-19 | 2005-08-23 | International Business Machines Corporation | Organic dielectric electronic interconnect structures and method for making |
US6730857B2 (en) * | 2001-03-13 | 2004-05-04 | International Business Machines Corporation | Structure having laser ablated features and method of fabricating |
CN105792547A (en) * | 2016-04-21 | 2016-07-20 | 黄石沪士电子有限公司 | Pre-laminating process for inner-layer core plate of thick-copper multilayer PCB |
US10405421B2 (en) * | 2017-12-18 | 2019-09-03 | International Business Machines Corporation | Selective dielectric resin application on circuitized core layers |
Also Published As
Publication number | Publication date |
---|---|
US10405421B2 (en) | 2019-09-03 |
US20190191559A1 (en) | 2019-06-20 |
GB202010481D0 (en) | 2020-08-19 |
GB2583624A (en) | 2020-11-04 |
CN111480397A (en) | 2020-07-31 |
US11178757B2 (en) | 2021-11-16 |
US20190191558A1 (en) | 2019-06-20 |
US20190342995A1 (en) | 2019-11-07 |
DE112018005807T5 (en) | 2020-09-03 |
DE112018008265B4 (en) | 2025-03-20 |
WO2019123079A1 (en) | 2019-06-27 |
JP7479283B2 (en) | 2024-05-08 |
DE112018005807B4 (en) | 2023-12-28 |
JP2021507506A (en) | 2021-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20190342994A1 (en) | Selective dielectric resin application on circuitized core layers | |
KR101748507B1 (en) | Selective partitioning of via structures in printed circuit boards | |
US9674967B2 (en) | Via in a printed circuit board | |
US8878076B2 (en) | Wiring substrate and manufacturing method for wiring substrate | |
US10617014B2 (en) | Via stub elimination by disrupting plating | |
US20180042124A1 (en) | Wiring board and method for manufacturing the same | |
US20170273195A1 (en) | Recessed cavity in printed circuit board protected by lpi | |
US20140123487A1 (en) | Printed circuit board manufacturing method | |
US10021785B2 (en) | Printed circuit board and method of manufacturing the same | |
WO2007103949A3 (en) | Processes for manufacturing printed wiring boards possessing electrically conductive constraining cores | |
CN105744740A (en) | Printed circuit board and method of manufacturing the same | |
KR102488164B1 (en) | Printed circuit boards having profiled conductive layer and methods of manufacturing same | |
US20150008029A1 (en) | Circuit board and method of manufacturing the same | |
CN108093569A (en) | A kind of processing method for reducing super thick copper circuit board welding resistance difficulty | |
US20200015365A1 (en) | Dummy core restrict resin process and structure | |
KR20110081856A (en) | Wiring board and its manufacturing method | |
CN102858098B (en) | The manufacture method of asymmetric PCB | |
US20140357147A1 (en) | Core of printed circuit board and method of manufacturing the same | |
CN102378492B (en) | Each-layer rivet hole positioning structure of multilayer circuit board | |
CN104902698A (en) | A circuit board golden finger processing method and a circuit board having golden fingers | |
KR102128508B1 (en) | Printed circuit board | |
US11412612B2 (en) | Implementing embedded wire repair for PCB constructs | |
KR102054198B1 (en) | Method for manufacturing wiring board | |
KR102544563B1 (en) | Printed circuit board and manufacturing method thereof | |
WO2013150816A1 (en) | Flexible printed circuit board and flexible printed circuit board fabrication method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHAMBERLIN, BRUCE J.;KELLY, MATTHEW S.;KING, SCOTT B.;AND OTHERS;REEL/FRAME:049755/0890 Effective date: 20171218 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |