US20190341535A1 - Light emitting diode package having series connected leds - Google Patents
Light emitting diode package having series connected leds Download PDFInfo
- Publication number
- US20190341535A1 US20190341535A1 US16/297,374 US201916297374A US2019341535A1 US 20190341535 A1 US20190341535 A1 US 20190341535A1 US 201916297374 A US201916297374 A US 201916297374A US 2019341535 A1 US2019341535 A1 US 2019341535A1
- Authority
- US
- United States
- Prior art keywords
- leds
- electrical
- led
- wafer
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 claims abstract description 50
- 239000000463 material Substances 0.000 claims description 7
- 238000000034 method Methods 0.000 claims description 7
- 239000007769 metal material Substances 0.000 abstract description 3
- 239000002184 metal Substances 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000011149 active material Substances 0.000 description 7
- 239000012777 electrically insulating material Substances 0.000 description 6
- 238000010276 construction Methods 0.000 description 3
- 238000000429 assembly Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 229920001296 polysiloxane Polymers 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 239000012811 non-conductive material Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
-
- H01L33/62—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10H20/00
- H01L25/0753—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10H20/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H01L33/502—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/851—Wavelength conversion means
- H10H20/8511—Wavelength conversion means characterised by their material, e.g. binder
- H10H20/8512—Wavelength conversion materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/858—Means for heat extraction or cooling
Definitions
- Disclosed herein are light emitting diode array constructions, light emitting diode array packages comprising the same, and methods for making the same.
- FIG. 1 illustrates an example known LED package 10 comprising a single LED 12 , which is a lateral or vertical LED, comprising a P contact 14 and an N contact 16 positioned along a top surface 18 of the LED and on an LED substrate 20 , e.g., one that active material used to form the P and N junctions is epitaxially grown on.
- the LED 12 is disposed on a metal substrate 22 comprising P and N electrical terminals 24 and 26 that are separated from one another and held together by an electrically nonconductive material 28 .
- the LED 12 is electrically connected with the metal substrate by wires 30 and 32 respectively extending from the LED P contact 14 and that is wired bonded to the metal substrate P terminal 24 , and from the LED N contact 16 and that is wire bonded to the metal substrate N terminal 26 .
- the LED may be encapsulated with a wavelength conversion material 34 to facilitate light emission from the LED in a particular wavelength.
- FIG. 2 illustrates an array 40 of known LEDs, e.g., a 3 ⁇ 3 array of lateral or vertical LEDS, wherein the LEDs 42 in the array are connected with in series to one another by wires 44 extending along the top surface between the P and N contacts of adjacent LEDs.
- serially connected LEDs are then connected in parallel to the metal substrate by a wire 46 extending from the P contact of a first LED in the series to the P terminal 48 of the metal substrate, and a wire 50 extending from the N contact of a last LED in the series to the N terminal 52 of the metal substrate.
- LED packages are costly to make given the time and labor associated with forming the wired connections from the LED to the metal substrate and, in an array configuration additionally with forming the wired serial electrical connections between the individual LEDs. Further, such LED packages are known to have less than optimal thermal properties, as the LED or LEDs in an array generate a large amount of heat when powered, which heat largely remains in the LED and is not efficiently extracted or removed therefrom during operation, thereby operating to reduce LED service life and reduce the service life of lighting devices or assemblies comprising the same.
- LED package be constructed in a manner that is both cost efficient to make, and that has improved thermal performance properties when compared to such above-described LED constructions and packages.
- FIG. 1 is a cross-sectional side view of a known light emitting diode package
- FIG. 2 is a top view of a known light emitting diode array package
- FIG. 3 is a cross-sectional side view of an example monolithic light emitting diode array package as disclosed herein;
- FIG. 4 is a perspective view of an example monolithic light emitting diode array as disclosed herein;
- FIG. 5 is a bottom view of an example monolithic light emitting diode array as disclosed herein.
- FIG. 6 is a perspective side view of an example monolithic light emitting diode array package as disclosed herein.
- Light emitting diode packages as disclosed herein comprise a monolithic chip including at least a first and a second light emitting diode (LED) that are electrically coupled in series.
- the first and the second LEDs each include at least one electrical terminal configured to be electrically coupled to a power source.
- LEDs are flip chip LEDs and the electrical terminals extend along a common surface of the LEDs.
- the monolithic chip is mounted onto a connection substrate that includes first and second landing pads which are formed from a metallic material and that are electrically isolated from each other.
- the connection substrate includes a silicone material interposed between the first and second landing pads and extending around and edge of the connection substrate.
- the monolithic chip is mounted to the connection substrate such that the electrical terminal of the first LED is electrically connected to the first landing pad and the electrical terminal of the second LED is electrically connected to the second landing pad.
- the monolithic chip includes a third and a fourth LED electrically coupled to each other in series, and electrically coupled to the first and second LEDs in parallel. In such example, the first and second terminals operate to provide the parallel electrical connection between the LEDs.
- LED packages as disclosed herein are made by the steps of forming a monolithic wafer comprising a number of LEDs. Forming a series electrical connection between LEDs that are oriented in a sting, and forming a parallel electrical connection between LEDs in the string, wherein the steps of forming the series and parallel electrical connections are done at the wafer level.
- the monolithic wafer may have two or more strings of serially connected LEDs, and the parallel electrical connection between LEDs in the two or more strings may be provided by first and second electrical terminals formed on the monolithic wafer.
- connection substrate so-formed wafer is then connected with the connection substrate so that the first and second electrical terminals are in contact with the connection substrate first and second landing pads to both provide an electrical connection therebetween, and to facilitate the transfer of heat or thermal energy from the monolithic wafer during operation of the LED package to thereby provide improved thermal operating efficiency and performance.
- LEDs Light emitting diodes
- packages comprising the same as disclosed herein are specially constructed having a flip chip architecture configured to promote use in an array and packaging with a metal connection substrate in a manner that is both cost efficient and that provides improved thermal properties when compared to the conventional LED packages discussed above.
- FIG. 3 illustrates an LED package 60 as disclosed herein comprising a monolithic wafer or die 61 comprising one or more LEDs.
- the monolithic die may include a single LED and the LED may be a flip chip LED comprising P and N contacts 64 and 66 that are disposed along a common surface of the LED.
- the LED comprises a transparent substrate 68 through which light is emitted upon powering the LED, wherein the P and N contacts are positioned along a surface of the LED opposite a top surface 71 of the transparent substrate 68 .
- the flip chip LED may be formed by conventional technique, e.g., by epitaxially depositing a desired active material onto a compatible substrate material.
- the active material may be selected produce light in a blue wavelength in the range of from about 400 to 500 nm, herein referred to as a blue flip chip LED.
- the blue flip chip LED comprises an active material formed for example from GaN that has been grown, e.g., epitaxially grown, onto a transparent substrate such as one formed from sapphire or the like having a crystalline lattice structure that is compatible with the active material, e.g., GaN.
- the LED may be encapsulated with a wavelength converting material 69 such as conformal phosphor or the like for the purpose of converting the wavelength of light produce by the LED to a desired wavelength for an end-use application.
- a wavelength converting material 69 such as conformal phosphor or the like for the purpose of converting the wavelength of light produce by the LED to a desired wavelength for an end-use application.
- the LED P and/or N contacts 64 and 66 may be fanned out, or their respective surface area enlarged/expanded, so as to form P and/or N terminals to facilitate connection with respective P and N terminals or contact pads 70 and 72 of a connection substrate 74 used both to accommodate mechanical attachment of the LED and provide electrical power thereto.
- the LED P and N contacts or terminals 64 and 66 are sized to both facilitate a desired electrical contact with the respective connection substrate P and N terminals or contact pads 70 and 72 , and to facilitate a desired level of heat or thermal transfer from the LED to the connection substrate to provide an improved level of thermal properties, improving the service life of the LEDs and the package comprising the same.
- the P and N terminals 70 and 72 of the connection substrate are formed from a metallic material such as copper or the like.
- the P and N terminals 70 and 72 of the connection substrate 74 are separated from one another by an electrically insulating material 73 , which in an example embodiment may be a polymeric material such as silicone or the like.
- an electrically insulating material 73 is also disposed along outer edges of the P and N terminals 70 and 72 and operates both to insulate the outer edges and to hold the P and N terminals together.
- the electrically insulating material disposed along the outer edges of the conductive substrate may be formed from the same material used to separate the P and N terminals.
- the connection substrate comprising the P and N terminals, the insulating material interposed therebetween, and the insulating material disposed around the edge of the P and N terminals may be formed by a molding process.
- Example LED packages as disclosed herein may comprise a single LED or a number of LEDs connected with the connection substrate.
- the LED package comprises a single LED
- such LED comprises a single P contact and single N contact that is placed into contact with the respective P and N terminal of the connection substrate.
- the LED package comprises a number of LEDs
- such LEDs may be provided in combined form as a monolithic wafer or die, wherein the monolithic wafer comprises a number of P and N contacts associated with each LED, and wherein the P and N contacts are disposed along a common wafer surface.
- FIG. 4 illustrates a monolithic wafer 80 comprising an array of LEDs 82 , and in an example embodiment the LEDs are flip chip LEDs.
- the monolithic wafer comprises a 4 ⁇ 4 array of LEDs or 16 LEDs.
- the number and arrangement of LEDs in the monolithic wafer may be other than that disclosed and illustrated.
- the monolithic wafer may comprise two or more LEDs that are oriented extending along a common axis, or may comprise two or more LEDs that are oriented along a first axis and a second axis perpendicular to the first axis, e.g., in an array where the LEDs in the array are in a series-parallel electrical connection.
- the particular number and arrangement of LEDs within the monolithic wafer is understood to vary depending on the particular end-use application.
- the monolithic wafer 80 comprises P and N terminals 84 and 86 extending along a common surface of the wafer opposite the wafer substrate top surface 88 .
- the P and N terminals extend in a direction parallel with one another and are in parallel electrical connection with respective P contacts of terminal LEDs positioned at one end of the array, and are in parallel electrical connection with respective N contacts of terminal LEDs positioned at an opposite end of the array.
- the P and N terminals 84 and 86 may be configured to provide both a desired degree of electrical contact with the connection substrate, and a desired degree of thermal transfer from the LED array to the connection substrate to thereby provide improved thermal performance properties during operation.
- FIG. 5 illustrates an underside surface 90 of the monolithic wafer 80 of FIG. 4 prior to forming the P and N terminals ( 84 and 86 with reference to FIG. 4 ).
- a feature of LED packages as disclosed herein, comprising the use of a monolithic wafer having a number of LEDs, is the ability to provide a desired series and parallel electrical connection between the LEDs on the wafer itself, i.e., at the wafer level thereby avoiding the costs and labor associated with making such connections by wire bonding among individual LEDs, i.e., after the wafer has been diced to form the separate LEDs.
- a series electrical connection is made between the LEDs in each of the rows extending along a common first axis 96 by connecting P contacts 92 of an LED in each row with N contacts 94 of an adjacent LED in the same row.
- the series electrical connection between the P and N contacts within a row can be made by wire connection 95 , by electrically conductive vias formed in the wafer, or by other electrically conductive element.
- the underside surface 90 may comprise recessed regions 97 extending along the wafer between adjacent LEDs in series connection. Again, a feature of the concept as disclosed herein is that such electrical connections between the LEDs are being done at the wafer level.
- the array includes terminal LEDs 98 positioned at one end 100 of each row running along axis 96 that comprises a P contact 102 , and includes terminal LEDs 104 positioned at an opposite end 106 of each row running along axis 96 that comprises an N contact 108 .
- the LEDs in the rows running along axis 96 and that are in series electrical connection within the row, are placed into parallel electrical connection with each other by connecting together the P and N contacts 102 and 108 of the end LEDs 98 and 104 , wherein the parallel connection extends along the axis 110 , which is perpendicular to axis 96 .
- Such parallel electrical connection can be made in the same manner as was done to provide the series electrical connection between the LEDs, e.g., by wire connection, electrically conductive vias formed in the wafer, or by other electrically conductive element, again all taking place at the wafer level.
- such parallel connection between the P and N contacts 102 and 108 is made by configuring such respective P and N contacts to connect with one another to form a respective P and N terminal (as illustrated in FIG. 4 ), e.g., by fanning out, enlarging or expanding the contact configurations.
- such parallel connection between the P and N contacts 102 and 108 can be made through the use of separate metallic electrodes that are configured to be attached with each of the respective P and N contacts 102 and 108 , which electrodes thereby form the P and N terminals for the monolithic wafer.
- the monolithic array and/or the P and N terminals are configured in such a manner so that the P and N terminals do not make direct contact with respective N and P contacts of the LEDs in the array.
- FIG. 6 illustrates an example LED package 200 as disclosed herein comprising monolithic wafer 202 as disclosed above with reference to FIGS. 4 and 5 , comprising a plurality of LEDs 204 , e.g., flip chip LEDs, forming an array that is in series-parallel electrical connection along a common surface 206 opposite a top surface 208 of the wafer, which is a top surface of a transparent substrate 212 .
- the common surface 206 comprising recessed regions 297 (shown as 97 in FIG. 4 ).
- the monolithic wafer comprises a P terminal 214 and an N terminal 216 that are configured to provide a desired degree of electrical contact with respective P and N terminals or landing pads 218 and 220 of the connection substrate 222 to power the LED array, and to provide a desired degree of heat transfer from the LED array during operation.
- the connection substrate P and N landing pads 218 and 220 are separated from one another by the electrically insulating material 273 , and the electrically insulating material 273 is also disposed along outer edges of the P and N landing pads 218 and 220 to insulate the outer edges of the LED package.
- LED packages as disclosed herein comprise flip chip LEDs having P and N terminals disposed along a common surface to facilitate attaching the monolithic LED array to respective P and N terminals or landing pads of a connection substrate wafer.
- the ability to physically connect the monolithic LED array to the connection substrate through the P and N terminals enables for the thermal transfer of heat from the LED array during operation, thereby providing improved thermal performance properties when compared to the conventional LED packages disclosed above.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Led Device Packages (AREA)
Abstract
Description
- This patent application is a continuation of U.S. patent application Ser. No. 15/853,413 filed Dec. 22, 2017, which is a divisional of U.S. patent application Ser. No. 14/869,507 filed Sep. 29, 2015, now U.S. Pat. No. 9,853,197 issued Dec. 26, 2017, which claims the benefit of U.S. Provisional Patent Application No. 62/057,189 filed Sep. 29, 2014, which applications are hereby incorporated by reference in their entirety.
- Disclosed herein are light emitting diode array constructions, light emitting diode array packages comprising the same, and methods for making the same.
- Light emitting diode (LED) packages for end-use lighting applications are known the art.
FIG. 1 illustrates an example knownLED package 10 comprising asingle LED 12, which is a lateral or vertical LED, comprising aP contact 14 and anN contact 16 positioned along atop surface 18 of the LED and on anLED substrate 20, e.g., one that active material used to form the P and N junctions is epitaxially grown on. TheLED 12 is disposed on ametal substrate 22 comprising P and Nelectrical terminals LED 12 is electrically connected with the metal substrate bywires LED P contact 14 and that is wired bonded to the metalsubstrate P terminal 24, and from theLED N contact 16 and that is wire bonded to the metalsubstrate N terminal 26. The LED may be encapsulated with a wavelength conversion material 34 to facilitate light emission from the LED in a particular wavelength. - Arrays of such known LEDs, e.g., two or more lateral or vertical LEDs, may be formed by interconnecting the P contact of one LED to an N contact of an adjacent LED in series by wires extending along the top surface of the LEDs.
FIG. 2 illustrates anarray 40 of known LEDs, e.g., a 3×3 array of lateral or vertical LEDS, wherein the LEDs 42 in the array are connected with in series to one another bywires 44 extending along the top surface between the P and N contacts of adjacent LEDs. The serially connected LEDs are then connected in parallel to the metal substrate by awire 46 extending from the P contact of a first LED in the series to the P terminal 48 of the metal substrate, and awire 50 extending from the N contact of a last LED in the series to theN terminal 52 of the metal substrate. - A feature of such known LED package is that they are costly to make given the time and labor associated with forming the wired connections from the LED to the metal substrate and, in an array configuration additionally with forming the wired serial electrical connections between the individual LEDs. Further, such LED packages are known to have less than optimal thermal properties, as the LED or LEDs in an array generate a large amount of heat when powered, which heat largely remains in the LED and is not efficiently extracted or removed therefrom during operation, thereby operating to reduce LED service life and reduce the service life of lighting devices or assemblies comprising the same.
- It is, therefore, desired that LED package be constructed in a manner that is both cost efficient to make, and that has improved thermal performance properties when compared to such above-described LED constructions and packages.
- These and other features and advantages of light emitting diode constructions, assemblies comprising the same, and methods for making the same as disclosed herein will be appreciated as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings.
-
FIG. 1 is a cross-sectional side view of a known light emitting diode package; -
FIG. 2 is a top view of a known light emitting diode array package; -
FIG. 3 is a cross-sectional side view of an example monolithic light emitting diode array package as disclosed herein; -
FIG. 4 is a perspective view of an example monolithic light emitting diode array as disclosed herein; -
FIG. 5 is a bottom view of an example monolithic light emitting diode array as disclosed herein; and -
FIG. 6 is a perspective side view of an example monolithic light emitting diode array package as disclosed herein. - Light emitting diode packages as disclosed herein comprise a monolithic chip including at least a first and a second light emitting diode (LED) that are electrically coupled in series. The first and the second LEDs each include at least one electrical terminal configured to be electrically coupled to a power source. In an example embodiment, LEDs are flip chip LEDs and the electrical terminals extend along a common surface of the LEDs. The monolithic chip is mounted onto a connection substrate that includes first and second landing pads which are formed from a metallic material and that are electrically isolated from each other. In an example, the connection substrate includes a silicone material interposed between the first and second landing pads and extending around and edge of the connection substrate. The monolithic chip is mounted to the connection substrate such that the electrical terminal of the first LED is electrically connected to the first landing pad and the electrical terminal of the second LED is electrically connected to the second landing pad. In an example, the monolithic chip includes a third and a fourth LED electrically coupled to each other in series, and electrically coupled to the first and second LEDs in parallel. In such example, the first and second terminals operate to provide the parallel electrical connection between the LEDs.
- LED packages as disclosed herein are made by the steps of forming a monolithic wafer comprising a number of LEDs. Forming a series electrical connection between LEDs that are oriented in a sting, and forming a parallel electrical connection between LEDs in the string, wherein the steps of forming the series and parallel electrical connections are done at the wafer level. In an example, the monolithic wafer may have two or more strings of serially connected LEDs, and the parallel electrical connection between LEDs in the two or more strings may be provided by first and second electrical terminals formed on the monolithic wafer. The so-formed wafer is then connected with the connection substrate so that the first and second electrical terminals are in contact with the connection substrate first and second landing pads to both provide an electrical connection therebetween, and to facilitate the transfer of heat or thermal energy from the monolithic wafer during operation of the LED package to thereby provide improved thermal operating efficiency and performance.
- Light emitting diodes (LEDs) and packages comprising the same as disclosed herein are specially constructed having a flip chip architecture configured to promote use in an array and packaging with a metal connection substrate in a manner that is both cost efficient and that provides improved thermal properties when compared to the conventional LED packages discussed above.
-
FIG. 3 illustrates anLED package 60 as disclosed herein comprising a monolithic wafer or die 61 comprising one or more LEDs. In an example, the monolithic die may include a single LED and the LED may be a flip chip LED comprising P andN contacts top surface 71 of the transparent substrate 68. The flip chip LED may be formed by conventional technique, e.g., by epitaxially depositing a desired active material onto a compatible substrate material. In an example, the active material may be selected produce light in a blue wavelength in the range of from about 400 to 500 nm, herein referred to as a blue flip chip LED. In an example, the blue flip chip LED comprises an active material formed for example from GaN that has been grown, e.g., epitaxially grown, onto a transparent substrate such as one formed from sapphire or the like having a crystalline lattice structure that is compatible with the active material, e.g., GaN. This is but one example of the type of active material and substrate that can be used to form flip chip LEDs useful for forming LED packages as disclosed herein, and it is to be understood that such example is provided for references and that the types of flip chip LEDs within the scope of the concept as disclosed herein are not limited as to the types of active materials or substrates that may be used to form the same. The LED may be encapsulated with a wavelength converting material 69 such as conformal phosphor or the like for the purpose of converting the wavelength of light produce by the LED to a desired wavelength for an end-use application. - The LED P and/or
N contacts contact pads 70 and 72 of aconnection substrate 74 used both to accommodate mechanical attachment of the LED and provide electrical power thereto. In an example, the LED P and N contacts orterminals contact pads 70 and 72, and to facilitate a desired level of heat or thermal transfer from the LED to the connection substrate to provide an improved level of thermal properties, improving the service life of the LEDs and the package comprising the same. In an example, the P andN terminals 70 and 72 of the connection substrate are formed from a metallic material such as copper or the like. - As illustrated in
FIG. 3 , the P andN terminals 70 and 72 of theconnection substrate 74 are separated from one another by an electricallyinsulating material 73, which in an example embodiment may be a polymeric material such as silicone or the like. In an example,open spaces 75 may exist between the electrically insulatingmaterial 73 and the LED P andN contacts material 73 is also disposed along outer edges of the P andN terminals 70 and 72 and operates both to insulate the outer edges and to hold the P and N terminals together. In an example, the electrically insulating material disposed along the outer edges of the conductive substrate may be formed from the same material used to separate the P and N terminals. In an example, the connection substrate comprising the P and N terminals, the insulating material interposed therebetween, and the insulating material disposed around the edge of the P and N terminals, may be formed by a molding process. - Example LED packages as disclosed herein may comprise a single LED or a number of LEDs connected with the connection substrate. In an example where the LED package comprises a single LED, such LED comprises a single P contact and single N contact that is placed into contact with the respective P and N terminal of the connection substrate. In an example where the LED package comprises a number of LEDs, such LEDs may be provided in combined form as a monolithic wafer or die, wherein the monolithic wafer comprises a number of P and N contacts associated with each LED, and wherein the P and N contacts are disposed along a common wafer surface.
-
FIG. 4 illustrates amonolithic wafer 80 comprising an array ofLEDs 82, and in an example embodiment the LEDs are flip chip LEDs. In the illustrated example, the monolithic wafer comprises a 4×4 array of LEDs or 16 LEDs. However, it is to be understood that the number and arrangement of LEDs in the monolithic wafer may be other than that disclosed and illustrated. For example, the monolithic wafer may comprise two or more LEDs that are oriented extending along a common axis, or may comprise two or more LEDs that are oriented along a first axis and a second axis perpendicular to the first axis, e.g., in an array where the LEDs in the array are in a series-parallel electrical connection. The particular number and arrangement of LEDs within the monolithic wafer is understood to vary depending on the particular end-use application. - In example illustrated in
FIG. 4 , themonolithic wafer 80 comprises P andN terminals substrate top surface 88. The P and N terminals extend in a direction parallel with one another and are in parallel electrical connection with respective P contacts of terminal LEDs positioned at one end of the array, and are in parallel electrical connection with respective N contacts of terminal LEDs positioned at an opposite end of the array. As described above, the P andN terminals -
FIG. 5 illustrates an underside surface 90 of themonolithic wafer 80 ofFIG. 4 prior to forming the P and N terminals (84 and 86 with reference toFIG. 4 ). A feature of LED packages as disclosed herein, comprising the use of a monolithic wafer having a number of LEDs, is the ability to provide a desired series and parallel electrical connection between the LEDs on the wafer itself, i.e., at the wafer level thereby avoiding the costs and labor associated with making such connections by wire bonding among individual LEDs, i.e., after the wafer has been diced to form the separate LEDs. In an example, a series electrical connection is made between the LEDs in each of the rows extending along a common first axis 96 by connectingP contacts 92 of an LED in each row withN contacts 94 of an adjacent LED in the same row. The series electrical connection between the P and N contacts within a row can be made bywire connection 95, by electrically conductive vias formed in the wafer, or by other electrically conductive element. In an example, the underside surface 90 may comprise recessedregions 97 extending along the wafer between adjacent LEDs in series connection. Again, a feature of the concept as disclosed herein is that such electrical connections between the LEDs are being done at the wafer level. - The array includes
terminal LEDs 98 positioned at oneend 100 of each row running along axis 96 that comprises aP contact 102, and includesterminal LEDs 104 positioned at an opposite end 106 of each row running along axis 96 that comprises anN contact 108. The LEDs in the rows running along axis 96, and that are in series electrical connection within the row, are placed into parallel electrical connection with each other by connecting together the P andN contacts end LEDs axis 110, which is perpendicular to axis 96. Such parallel electrical connection can be made in the same manner as was done to provide the series electrical connection between the LEDs, e.g., by wire connection, electrically conductive vias formed in the wafer, or by other electrically conductive element, again all taking place at the wafer level. In an example, such parallel connection between the P andN contacts FIG. 4 ), e.g., by fanning out, enlarging or expanding the contact configurations. Alternatively, such parallel connection between the P andN contacts N contacts -
FIG. 6 illustrates anexample LED package 200 as disclosed herein comprisingmonolithic wafer 202 as disclosed above with reference toFIGS. 4 and 5 , comprising a plurality ofLEDs 204, e.g., flip chip LEDs, forming an array that is in series-parallel electrical connection along acommon surface 206 opposite atop surface 208 of the wafer, which is a top surface of atransparent substrate 212. Thecommon surface 206 comprising recessed regions 297 (shown as 97 inFIG. 4 ). The monolithic wafer comprises aP terminal 214 and anN terminal 216 that are configured to provide a desired degree of electrical contact with respective P and N terminals orlanding pads N landing pads electrically insulating material 273, and the electrically insulatingmaterial 273 is also disposed along outer edges of the P andN landing pads - A feature of LED packages as disclosed herein is that the LEDs contained therein are provided in the form of a monolithic wafer and the electrical circuitry between the LEDs is formed at the wafer level, thereby reducing production costs. Further, LED packages as disclosed herein comprise flip chip LEDs having P and N terminals disposed along a common surface to facilitate attaching the monolithic LED array to respective P and N terminals or landing pads of a connection substrate wafer. The ability to physically connect the monolithic LED array to the connection substrate through the P and N terminals enables for the thermal transfer of heat from the LED array during operation, thereby providing improved thermal performance properties when compared to the conventional LED packages disclosed above.
- Although certain specific embodiments of LED packages have been described and illustrated for purposes or reference, it is to be understood that the disclosure and illustrations as provided herein not limited to the specific embodiments. Accordingly, various modifications, adaptations, and combinations of various features of the described embodiments can be practiced without departing from the scope what has been disposed herein including the appended claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/297,374 US20190341535A1 (en) | 2014-09-29 | 2019-03-08 | Light emitting diode package having series connected leds |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462057189P | 2014-09-29 | 2014-09-29 | |
US14/869,507 US9853197B2 (en) | 2014-09-29 | 2015-09-29 | Light emitting diode package having series connected LEDs |
US15/853,413 US10230035B2 (en) | 2014-09-29 | 2017-12-22 | Light emitting diode package having series connected LEDs |
US16/297,374 US20190341535A1 (en) | 2014-09-29 | 2019-03-08 | Light emitting diode package having series connected leds |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/853,413 Continuation US10230035B2 (en) | 2014-09-29 | 2017-12-22 | Light emitting diode package having series connected LEDs |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190341535A1 true US20190341535A1 (en) | 2019-11-07 |
Family
ID=55585375
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/869,507 Active US9853197B2 (en) | 2014-09-29 | 2015-09-29 | Light emitting diode package having series connected LEDs |
US15/853,413 Active US10230035B2 (en) | 2014-09-29 | 2017-12-22 | Light emitting diode package having series connected LEDs |
US16/297,374 Pending US20190341535A1 (en) | 2014-09-29 | 2019-03-08 | Light emitting diode package having series connected leds |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/869,507 Active US9853197B2 (en) | 2014-09-29 | 2015-09-29 | Light emitting diode package having series connected LEDs |
US15/853,413 Active US10230035B2 (en) | 2014-09-29 | 2017-12-22 | Light emitting diode package having series connected LEDs |
Country Status (1)
Country | Link |
---|---|
US (3) | US9853197B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9853197B2 (en) | 2014-09-29 | 2017-12-26 | Bridgelux, Inc. | Light emitting diode package having series connected LEDs |
DE102015115812A1 (en) * | 2015-09-18 | 2017-03-23 | Osram Opto Semiconductors Gmbh | Component and method for producing a device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110092005A1 (en) * | 2010-11-17 | 2011-04-21 | Ray-Hua Horng | Light-emitting-diode array and method for manufacturing the same |
US20110266579A1 (en) * | 2009-06-15 | 2011-11-03 | Hideo Nagai | Semiconductor light-emitting device, light-emitting module, and illumination device |
US20130001633A1 (en) * | 2011-06-29 | 2013-01-03 | Hitachi Cable, Ltd. | Light-emitting element mounting substrate and led package |
US20150102367A1 (en) * | 2005-06-22 | 2015-04-16 | Seoul Viosys Co., Ltd. | Light emitting device and method of manufacturing the same |
US20160300988A1 (en) * | 2013-11-21 | 2016-10-13 | Lumens Co., Ltd. | Light emitting device package, backlight unit, illumination apparatus, and method of manufacturing light emitting device package |
US20170033271A1 (en) * | 2013-11-29 | 2017-02-02 | Osram Opto Semiconductors Gmbh | Optoelectronic component and method of production thereof |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6885035B2 (en) * | 1999-12-22 | 2005-04-26 | Lumileds Lighting U.S., Llc | Multi-chip semiconductor LED assembly |
US7221044B2 (en) * | 2005-01-21 | 2007-05-22 | Ac Led Lighting, L.L.C. | Heterogeneous integrated high voltage DC/AC light emitter |
US9018655B2 (en) * | 2005-02-03 | 2015-04-28 | Epistar Corporation | Light emitting apparatus and manufacture method thereof |
US8076680B2 (en) * | 2005-03-11 | 2011-12-13 | Seoul Semiconductor Co., Ltd. | LED package having an array of light emitting cells coupled in series |
WO2007018360A1 (en) * | 2005-08-09 | 2007-02-15 | Seoul Opto Device Co., Ltd. | Ac light emitting diode and method for fabricating the same |
CN100414704C (en) * | 2006-06-30 | 2008-08-27 | 广州南科集成电子有限公司 | Planar flip-chip LED integrated chip and manufacturing method |
JP4521013B2 (en) * | 2007-05-15 | 2010-08-11 | 株式会社日立製作所 | LIGHTING DEVICE AND LIQUID CRYSTAL DISPLAY DEVICE USING THE LIGHTING DEVICE |
TWI353657B (en) * | 2007-09-28 | 2011-12-01 | Ind Tech Res Inst | An island submount |
US9660153B2 (en) * | 2007-11-14 | 2017-05-23 | Cree, Inc. | Gap engineering for flip-chip mounted horizontal LEDs |
TW200924229A (en) * | 2007-11-23 | 2009-06-01 | Gigno Technology Co Ltd | LED package module and manufacturing method thereof |
US20100006864A1 (en) * | 2008-07-11 | 2010-01-14 | Philips Lumileds Lighting Company, Llc | Implanted connectors in led submount for pec etching bias |
US8058669B2 (en) * | 2008-08-28 | 2011-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Light-emitting diode integration scheme |
KR101557362B1 (en) * | 2008-12-31 | 2015-10-08 | 서울바이오시스 주식회사 | A light emitting device having a plurality of non-polar light emitting cells and a method of manufacturing the same |
KR101574286B1 (en) * | 2009-01-21 | 2015-12-04 | 삼성전자 주식회사 | Light emitting device |
US9093293B2 (en) * | 2009-04-06 | 2015-07-28 | Cree, Inc. | High voltage low current surface emitting light emitting diode |
JP2011151268A (en) * | 2010-01-22 | 2011-08-04 | Sharp Corp | Light emitting device |
KR101047639B1 (en) * | 2010-04-19 | 2011-07-07 | 엘지이노텍 주식회사 | Method of manufacturing semiconductor light emitting device, light emitting device package and semiconductor light emitting device |
KR101039994B1 (en) * | 2010-05-24 | 2011-06-09 | 엘지이노텍 주식회사 | Light emitting device and light unit having same |
US9000470B2 (en) * | 2010-11-22 | 2015-04-07 | Cree, Inc. | Light emitter devices |
JP2012114184A (en) * | 2010-11-24 | 2012-06-14 | Hitachi Cable Ltd | Light-emitting diode |
US9673363B2 (en) * | 2011-01-31 | 2017-06-06 | Cree, Inc. | Reflective mounting substrates for flip-chip mounted horizontal LEDs |
US8455908B2 (en) * | 2011-02-16 | 2013-06-04 | Cree, Inc. | Light emitting devices |
US8729589B2 (en) * | 2011-02-16 | 2014-05-20 | Cree, Inc. | High voltage array light emitting diode (LED) devices and fixtures |
EP2562814B1 (en) * | 2011-08-22 | 2020-08-19 | LG Innotek Co., Ltd. | Light emitting device and light emitting device package |
US8759847B2 (en) * | 2011-12-22 | 2014-06-24 | Bridgelux, Inc. | White LED assembly with LED string and intermediate node substrate terminals |
US20130170174A1 (en) * | 2011-12-29 | 2013-07-04 | Intematix Technology Center Corp. | Multi-cavities light emitting device |
WO2013110029A1 (en) * | 2012-01-20 | 2013-07-25 | Osram Sylvania Inc. | Zero energy storage driver integrated in led chip carrier |
JP6056213B2 (en) * | 2012-06-26 | 2017-01-11 | 東芝ライテック株式会社 | Light emitting module and lighting device |
US8704448B2 (en) * | 2012-09-06 | 2014-04-22 | Cooledge Lighting Inc. | Wiring boards for array-based electronic devices |
US9076950B2 (en) * | 2012-09-14 | 2015-07-07 | Tsmc Solid State Lighting Ltd. | High voltage LED with improved heat dissipation and light extraction |
CN103855142B (en) * | 2012-12-04 | 2017-12-29 | 东芝照明技术株式会社 | Light-emitting device and lighting device |
US8835949B2 (en) * | 2013-02-21 | 2014-09-16 | Sharp Laboratories Of America, Inc. | Three-terminal light emitting device (LED) with built-in electrostatic discharge (ESD) protection device |
TWI626395B (en) * | 2013-06-11 | 2018-06-11 | 晶元光電股份有限公司 | Illuminating device |
US20150123160A1 (en) * | 2013-11-06 | 2015-05-07 | Tekcore Co., Ltd. | Flip chip light-emitting diode package structure |
US10797204B2 (en) * | 2014-05-30 | 2020-10-06 | Cree, Inc. | Submount based light emitter components and methods |
US9691949B2 (en) * | 2014-05-30 | 2017-06-27 | Cree, Inc. | Submount based light emitter components and methods |
US20160066382A1 (en) * | 2014-08-27 | 2016-03-03 | Bridgelux, Inc. | Light emitting apparatus comprising individually controlled light emitting circuits on an integrated circuit |
US9853197B2 (en) | 2014-09-29 | 2017-12-26 | Bridgelux, Inc. | Light emitting diode package having series connected LEDs |
-
2015
- 2015-09-29 US US14/869,507 patent/US9853197B2/en active Active
-
2017
- 2017-12-22 US US15/853,413 patent/US10230035B2/en active Active
-
2019
- 2019-03-08 US US16/297,374 patent/US20190341535A1/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150102367A1 (en) * | 2005-06-22 | 2015-04-16 | Seoul Viosys Co., Ltd. | Light emitting device and method of manufacturing the same |
US20110266579A1 (en) * | 2009-06-15 | 2011-11-03 | Hideo Nagai | Semiconductor light-emitting device, light-emitting module, and illumination device |
US20110092005A1 (en) * | 2010-11-17 | 2011-04-21 | Ray-Hua Horng | Light-emitting-diode array and method for manufacturing the same |
US20130001633A1 (en) * | 2011-06-29 | 2013-01-03 | Hitachi Cable, Ltd. | Light-emitting element mounting substrate and led package |
US20160300988A1 (en) * | 2013-11-21 | 2016-10-13 | Lumens Co., Ltd. | Light emitting device package, backlight unit, illumination apparatus, and method of manufacturing light emitting device package |
US20170033271A1 (en) * | 2013-11-29 | 2017-02-02 | Osram Opto Semiconductors Gmbh | Optoelectronic component and method of production thereof |
Also Published As
Publication number | Publication date |
---|---|
US9853197B2 (en) | 2017-12-26 |
US20180123010A1 (en) | 2018-05-03 |
US10230035B2 (en) | 2019-03-12 |
US20160093787A1 (en) | 2016-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100928259B1 (en) | Light emitting device and manufacturing method thereof | |
EP1935038B1 (en) | Light emitting device having vertically stacked light emitting diodes | |
US8952397B2 (en) | AC light emitting diode and method for fabricating the same | |
US9159895B2 (en) | Vertical light emitting device and manufacturing method thereof | |
US8188489B2 (en) | Light emitting diode for AC operation | |
US9847371B2 (en) | Light emitting diode chip for high voltage operation and light emitting diode package including the same | |
EP2733744A1 (en) | Light emitting element comprising a plurality of vertical-type LEDs connected in series on the same carrier substrate | |
US8963175B2 (en) | Light emitting device and method of manufacturing the same | |
CN104409466B (en) | Upside-down mounting baroluminescence device and preparation method thereof | |
CN102959748A (en) | Light emitting devices and methods | |
US7999271B2 (en) | Luminous element having a plurality of cells | |
US12218110B2 (en) | Red flip chip light emitting diode, package, and method of making the same | |
US20130002139A1 (en) | Semiconductor light emitting device package | |
US20190341535A1 (en) | Light emitting diode package having series connected leds | |
US20080217628A1 (en) | Light emitting device | |
KR100898585B1 (en) | A light emitting device in which a plurality of cells are combined and a method of manufacturing the same | |
KR100642522B1 (en) | Light Emitting Diode Adopting Patterned Transparent Substrate and Method of Manufacturing the Same | |
KR101216934B1 (en) | Light emitting element having arrayed cells and method of fabricating the same | |
KR101601625B1 (en) | Light emitting diode array and method of manufacturing the same | |
KR20120117969A (en) | Light emitting diode having a plurality of light emitting cells with microrods and method of fabricating the same | |
KR20070049910A (en) | A light emitting diode having a plurality of light emitting cells having fine rods and a method of manufacturing the same | |
KR20110110751A (en) | Light emitting diodes and how to manufacture them |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BRIDGELUX, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ODNOBLYUDOV, VLADIMIR A.;REEL/FRAME:048552/0713 Effective date: 20151117 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |