+

US20190187500A1 - Tft substrate and manufacturing method thereof - Google Patents

Tft substrate and manufacturing method thereof Download PDF

Info

Publication number
US20190187500A1
US20190187500A1 US16/285,130 US201916285130A US2019187500A1 US 20190187500 A1 US20190187500 A1 US 20190187500A1 US 201916285130 A US201916285130 A US 201916285130A US 2019187500 A1 US2019187500 A1 US 2019187500A1
Authority
US
United States
Prior art keywords
layer
electrode
drain electrode
ion
tft substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/285,130
Inventor
Yuanfu Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to US16/285,130 priority Critical patent/US20190187500A1/en
Assigned to WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD. reassignment WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIU, YUANFU
Publication of US20190187500A1 publication Critical patent/US20190187500A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H01L27/1288—
    • H01L29/66757—
    • H01L29/66765—
    • H01L29/78621—
    • H01L29/78633—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0314—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0316—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral bottom-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
    • H10D30/6715—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes characterised by the doping profiles, e.g. having lightly-doped source or drain extensions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6723—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device having light shields
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6732—Bottom-gate only TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6745—Polycrystalline or microcrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0231—Manufacture or treatment of multiple TFTs using masks, e.g. half-tone masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136231—Active matrix addressed cells for reducing the number of lithographic steps
    • G02F2001/136231—
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/06—Materials and properties dopant
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/10—Materials and properties semiconductor
    • G02F2202/104—Materials and properties semiconductor poly-Si

Definitions

  • the present invention relates to the field of display technology, and more particular to a thin-film transistor (TFT) substrate and a manufacturing method thereof.
  • TFT thin-film transistor
  • LCDs liquid crystal displays
  • advantages such as high image quality, low power consumption, thin device body, and wide range of applications, have been widely used in all sorts of consumer electronic products, including mobile phones, televisions, personal digital assistants (PDAs), digital cameras, notebook computers, and desktop computers, making them the main stream of display devices.
  • PDAs personal digital assistants
  • backlighting LCDs which comprise a liquid crystal display panel and a backlight module.
  • the working principle of the liquid crystal display panel is that with liquid crystal molecules disposed between two parallel glass substrates and multiple vertical and horizontal tiny conductive wires arranged between the two glass substrates, electricity is applied to control direction change of the liquid crystal molecules for refracting out light emitting from the backlight module to generate an image.
  • the liquid crystal display panel is made up of a color filter (CF) substrate, a thin-film transistor (TFT) substrate, liquid crystal (LC) interposed between the CF substrate and the TFT substrate, and sealant and is generally manufactured with a process involving an anterior stage of array engineering (for thin film, photolithography, etching, and film peeling), an intermediate stage of cell engineering (for lamination of the TFT substrate and the CF substrate), and a posterior stage of module assembly (for combining a drive integrated circuit (IC) and a printed circuit board).
  • CF color filter
  • TFT thin-film transistor
  • LC liquid crystal
  • the anterior stage of array engineering generally involves the formation the TFT substrate for controlling the movement of liquid crystal molecules
  • the intermediate stage of cell engineering generally involves filling liquid crystal between the TFT substrate and the CF substrate
  • the posterior stage of module assembly generally involves the combination of the drive IC and the printed circuit board for driving the liquid crystal molecules to rotate for displaying images.
  • OLED displays which also referred to organic electroluminescent displays, are a newly emerging flat panel display device and demonstrates technological future applications due to advantages including easy manufacturing operation, low cost, low power consumption, high luminous brightness, wide range of adaptation of working temperature, compact size, fast response, each realization of color displaying and large-screen displaying, easy realization of combination with integrated circuit drives, and easy realization of flexible displaying.
  • An OLED is generally made up of a substrate, an anode arranged on the substrate, a hole injection layer arranged on and anode, a hole transport layer arranged on the hole injection layer, an emissive layer arranged on the hole transport layer, an electron transport layer arranged on the emissive layer, an electron injection layer arranged on the electron transport layer, and a cathode arranged on the electron injection layer.
  • the principle of light emission of an OLED display device is that when a semiconductor material and an organic light emission material are driven by an electric field, carrier currents are injected and re-combine to cause emission of light.
  • the OLED display device often uses an indium tin oxide (ITO) pixel electrode and a metal electrode to respectively serve as the anode and cathode of the device and electrons and holes, when driven by a predetermined electrical voltage, are respectively injected into the electron transport layer and the hole transport layer such that the electrons and the holes respectively migrate through the electron transport layer and the hole transport layer to get into the emissive layer and meet in the emissive layer to form excitons that excites light emissive molecules to emit light, the later undergoing radiation relaxation to give off visible light.
  • ITO indium tin oxide
  • OLEDs Based on the way of driving, OLEDs can be classified in two categories, passive matrix OLED (PMOLED) and active matrix OLED (AMOLED), namely one for direct addressing, and the other for TFT array addressing, among which, the AMOLED comprises pixels that are arranged in an array and belongs to an active display type, having high light emission performance and being commonly used in high definition large-sized display devices.
  • PMOLED passive matrix OLED
  • AMOLED active matrix OLED
  • the AMOLED comprises pixels that are arranged in an array and belongs to an active display type, having high light emission performance and being commonly used in high definition large-sized display devices.
  • TFTs are the primary drive elements that are currently used in liquid crystal display devices and active matrix organic light-emitting diode display devices and are directly related to the trend of development of high performance flat panel display devices.
  • Low temperature poly-silicon (LTPS) due to having high electron mobility, may effectively reduce the area of a TFT device so as to improve pixel aperture ratio, increase panel displaying brightness, and also help reduce overall power consumption, allowing the manufacturing cost of the panel to be greatly reduced.
  • FIG. 1 is a schematic view illustrating a structure of a conventional LTPS TFT substrate. As shown in FIG.
  • the LTPS TFT substrate comprises, stacked in sequence from bottom to top, a backing plate 100 , a light shielding layer 200 , a buffer layer 300 , an active layer 400 , a gate insulation layer 500 , a gate electrode 600 , an interlayer dielectric layer 700 , a source electrode 810 and a drain electrode 820 , a planarization layer 900 , a common electrode 910 , a passivation layer 920 , and a pixel electrode 930 , wherein the active layer 400 comprises two N-type heavily-doped zones 430 respectively arranged at two opposite ends of the active layer 400 , a channel zone 410 located in the middle of the active layer 400 , and two N-type lightly-doped zones 420 respectively located between the two N-type heavily-doped zones 430 and the channel zone 410 .
  • the entire process of manufacturing the LTPS TFT substrate requires 10 masks to complete the process. The operations are complicated, the manufacturing cost is relatively high, and product yield is low.
  • An objective of the present invention is to provide a manufacturing method of a thin-film transistor (TFT) substrate, which helps reduce the number of mask involved therein, simplifies a process for manufacturing the TFT substrate, and also effectively improves product yield and increase productivity.
  • TFT thin-film transistor
  • Another objective of the present invention is to provide a TFT substrate, of which a manufacturing process requires a reduced number of masks involved therein, making the process of manufacturing simple and product yield and productivity both enhanced.
  • the present invention provides a manufacturing method of a TFT substrate, which comprises the following steps:
  • Step 1 providing a backing plate, depositing a first conductive layer on the backing plate, and using a first mask to subject the first conductive layer to patterning treatment so as to form a gate electrode;
  • Step 2 depositing a gate insulation layer on the gate electrode and the backing plate, forming a semiconductor layer on the gate insulation layer, and using a second mask to subject the semiconductor layer to patterning treatment so as to form a semiconductor pattern;
  • Step 3 forming a photoresist layer on the semiconductor pattern and the gate insulation layer and using a third mask to subject the photoresist layer to exposure and development so as to form a photoresist pattern corresponding to and located above a middle zone of the semiconductor pattern, wherein the photoresist pattern has a longitudinal cross section in the form of a trapezoid;
  • the photoresist pattern as a shielding mask to subject the semiconductor pattern to heavy ion doping treatment, so as to form a source electrode and a drain electrode on two ends of the semiconductor pattern and an active layer between the source electrode and the drain electrode;
  • Step 4 subjecting the photoresist pattern to dry etching treatment to reduce a thickness of the photoresist pattern so as to expose two ends of the active layer;
  • Step 5 removing the photoresist pattern so etched, depositing a first passivation layer on the active layer, the source electrode, the drain electrode, and the gate insulation layer, depositing a planarization layer on the first passivation layer, and using a fourth mask to subject the first passivation layer and the planarization layer to patterning treatment so as to form a first via in the first passivation layer and the planarization layer to be located above and correspond to the drain electrode;
  • Step 6 depositing a first transparent conductive film on the planarization layer and using a fifth mask to subject the first transparent conductive film to patterning treatment so as to form a common electrode;
  • Step 7 depositing a second passivation layer on the common electrode and the planarization layer and using a sixth mask to subject the second passivation layer to patterning treatment so as to form a second via in the second passivation layer that is located above and corresponds to the drain electrode and is located inside the first via;
  • Step 8 depositing a second transparent conductive film on the second passivation layer and using a seventh mask to subject the second transparent conductive film to patterning treatment so as to form a pixel electrode, wherein the pixel electrode is connected through the second via to the drain electrode.
  • the step of forming the semiconductor layer on the gate insulation layer comprises: depositing an amorphous silicon layer on the gate insulation layer and applying a crystallization process to convert the amorphous silicon layer in to a poly-silicon layer, wherein the poly-silicon layer serves as the semiconductor layer.
  • Step 3 the semiconductor pattern is subjected to N-type heavy ion doping treatment, and the N-type ions used are phosphorous ions; and in Step 4 , the two ends of the active layer are subjected to N-type light ion doping treatment, and the N-type ions used as phosphorous ions.
  • Doping ion concentrations in the source electrode and the drain electrode are 1 ⁇ 10 14 -8 ⁇ 10 15 ions/cm 3
  • doping ion concentration in the lightly-ion-doped semiconductor layers is 5 ⁇ 10 12 -9 ⁇ 10 13 ions/cm 3 .
  • the backing plate comprises a glass plate;
  • the gate electrode is formed of a material comprising at least one of molybdenum, aluminum, copper, titanium, tungsten, and alloys thereof;
  • the first passivation layer and the second passivation layer are each a silicon nitride layer or a stacked composite layer of a silicon nitride layer and a silicon oxide layer;
  • the planarization layer is formed of a material comprising a transparent organic insulation material; and the common electrode and the pixel electrode are formed of materials comprising indium tin oxide.
  • the present invention also provides a TFT substrate, which comprises, stacked in sequence from bottom to top, a backing plate, a gate electrode, a gate insulation layer, an active layer and a source electrode and a drain electrode, a first passivation layer, a planarization layer, a common electrode, a second passivation layer, and a pixel electrode;
  • the source electrode, the drain electrode, the lightly-ion-doped semiconductor layers, and the channel-zone semiconductor layer are formed of a poly-silicon layer.
  • the source electrode, the drain electrode, and the lightly-ion-doped semiconductor layers are doped with ions that are N-type ions, and the N-type ions are phosphorous ions.
  • Doping ion concentrations in the source electrode and the drain electrode are 1633 10 14 -8 ⁇ 10 15 ions/cm 3
  • doping ion concentration in the lightly-ion-doped semiconductor layers is 5 ⁇ 10 12 -9 ⁇ 10 13 ions/cm 3 .
  • the backing plate comprises a glass plate;
  • the gate electrode is formed of a material comprising at least one of molybdenum, aluminum, copper, titanium, tungsten, and alloys thereof;
  • the first passivation layer and the second passivation layer are each a silicon nitride layer or a stacked composite layer of a silicon nitride layer and a silicon oxide layer;
  • the planarization layer is formed of a material comprising a transparent organic insulation material; and the common electrode and the pixel electrode are formed of materials comprising indium tin oxide.
  • the efficacy of the present invention is that the present invention provides a TFT substrate and a manufacturing method thereof.
  • the manufacturing method of a TFT substrate according to the present invention uses a bottom gate structure to manufacture the TFT substrate.
  • the entire process can be completely done with seven masks, and, compared to the prior art, the number of masks used is reduced, the manufacturing process of a TFT substrate is simplified, and product yield and increase productivity are effectively improved.
  • the manufacturing steps can be reduced and the source electrode and the drain electrode so formed do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield.
  • the present invention provides a TFT substrate that involves a bottom gate structure.
  • the entire TFT substrate can be manufactured with seven masks, and compared to the prior art, the number of masks used is reduced, a manufacturing process of the TFT substrate is simplified, and product yield and increase productivity are effectively improved.
  • the source electrode and the drain electrode of the TFT substrate are both formed by subjecting a semiconductor to heavy ion doping so that the manufacturing steps of the TFT substrate can be reduced and the source electrode and the drain electrode do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield.
  • FIG. 1 is a schematic view illustrating a structure of a conventional low temperature poly-silicon (LTPS) thin-film transistor (TFT) substrate;
  • LTPS low temperature poly-silicon
  • TFT thin-film transistor
  • FIG. 2 is a flow chart illustrating a manufacturing method of a TFT substrate according to the present invention
  • FIGS. 3 and 4 schematic views illustrating Step 1 of the manufacturing method of the TFT substrate according to the present invention
  • FIGS. 5 and 6 are schematic views illustrating Step 2 of the manufacturing method of the TFT substrate according to the present invention.
  • FIGS. 7 and 8 are schematic views illustrating Step 3 of the manufacturing method of the TFT substrate according to the present invention.
  • FIGS. 9 and 10 are schematic views illustrating Step 4 of the manufacturing method of the TFT substrate according to the present invention.
  • FIGS. 11 and 12 are schematic views illustrating Step 5 of the manufacturing method of the TFT substrate according to the present invention.
  • FIGS. 13 and 14 are schematic views illustrating Step 6 of the manufacturing method of the TFT substrate according to the present invention.
  • FIGS. 15 and 16 are schematic views illustrating Step 7 of the manufacturing method of the TFT substrate according to the present invention.
  • FIGS. 17 and 18 are schematic views illustrating Step 8 of the manufacturing method of the TFT substrate according to the present invention, in which FIG. 18 is also a schematic view illustrating a structure of the TFT substrate according to the present invention.
  • the present invention provides a manufacturing method of a thin-film transistor (TFT) substrate, which comprises the following steps:
  • Step 1 as shown in FIGS. 3 and 4 , providing a backing plate 10 , depositing a first conductive layer 19 on the backing plate 10 , and using a first mask 11 to subject the first conductive layer 19 to patterning treatment so as to form a gate electrode 20 .
  • the backing plate 10 comprises a glass plate.
  • the gate electrode 20 is formed of a material comprising at least one of molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), tungsten (W), and alloys thereof
  • Step 2 depositing a gate insulation layer 30 on the gate electrode 20 and the backing plate 10 , forming a semiconductor layer 35 on the gate insulation layer 30 , and using a second mask 12 to subject the semiconductor layer 35 to patterning treatment so as to form a semiconductor pattern 35 ′.
  • the step of forming the semiconductor layer 35 on the gate insulation layer 30 comprises: depositing an amorphous silicon layer on the gate insulation layer 30 and applying a crystallization process to convert the amorphous silicon layer in to a poly-silicon layer, wherein the poly-silicon layer serves as the semiconductor layer 35 .
  • Step 3 as shown in FIGS. 7 and 8 , forming a photoresist layer 55 on the semiconductor pattern 35 ′ and the gate insulation layer 30 and using a third mask 13 to subject the photoresist layer 55 to exposure and development so as to form a photoresist pattern 551 corresponding to and located above a middle zone of the semiconductor pattern 35 ′, wherein the photoresist pattern 551 has a longitudinal cross section in the form of a trapezoid; and
  • the heavily-ion-doped semiconductor layer 43 possesses characteristics of a conductor, showing excellent electrical conductivity.
  • Step 3 the semiconductor pattern 35 ′ is subjected to N-type heavy ion doping treatment, and the N-type ions used are phosphorous ions.
  • doping ion concentrations in the source electrode 51 and the drain electrode 52 are 1 ⁇ 10 14 -8 ⁇ 10 15 ions/cm 3 .
  • Step 4 as shown in FIG. 9 , subjecting the photoresist pattern 551 to dry etching treatment to reduce a thickness of the photoresist pattern 551 so as to expose two ends of the active layer 40 ;
  • Step 4 in the dry etching process of the photoresist pattern 551 , since the thickness of the trapezoidal cross-section of the photoresist pattern 551 is gradually reduced toward to edges of two slops thereof, a portion that has the smallest thickness would be first etched off during the dry etching process and widths of the two slopes of the photoresist pattern 551 would be gradually reduced toward zero thereby making a width of the photoresist pattern 551 gradually reduced. Specifically, by controlling etching speed and etching time of the dry etching process, it is possible to control the width of the photoresist pattern 551 to reduce to a predetermined length.
  • Step 4 the two ends of the active layer 40 are subjected to
  • N-type light ion doping treatment N-type light ion doping treatment, and the N-type ions used as phosphorous ions.
  • doping ion concentration in the lightly-ion-doped semiconductor layers 42 is 5 ⁇ 10 12 -9 ⁇ 10 13 ions/cm 3 .
  • Step 5 as shown in FIGS. 11 and 12 , removing the photoresist pattern 551 so etched, depositing a first passivation layer 60 on the active layer 40 , the source electrode 51 , the drain electrode 52 , and the gate insulation layer 30 , depositing a planarization layer 70 on the first passivation layer 60 , and using a fourth mask 14 to subject the first passivation layer 60 and the planarization layer 70 to patterning treatment so as to form a first via 71 in the first passivation layer 60 and the planarization layer 70 to be located above and correspond to the drain electrode 52 .
  • the first passivation layer 60 comprises a silicon nitride (SiN x ) layer or a stacked combination of a silicon nitride layer and a silicon oxide (SiO x ) layer.
  • the planarization layer 70 is formed of a material comprising a transparent organic insulation material.
  • Step 6 depositing a first transparent conductive film 75 on the planarization layer 70 and using a fifth mask 15 to subject the first transparent conductive film 75 to patterning treatment so as to form a common electrode 80 .
  • the common electrode 80 is formed of a material comprising indium tin oxide.
  • Step 7 depositing a second passivation layer 90 on the common electrode 80 and the planarization layer 70 and using a sixth mask 16 to subject the second passivation layer 90 to patterning treatment so as to form a second via 92 in the second passivation layer 90 that is located above and corresponds to the drain electrode 52 and is located inside the first via 71 .
  • the second passivation layer 90 comprises a silicon nitride layer or a stacked composite layer of a silicon nitride layer and a silicon oxide layer.
  • Step 8 depositing a second transparent conductive film 95 on the second passivation layer 90 and using a seventh mask 17 to subject the second transparent conductive film 95 to patterning treatment so as to form a pixel electrode 91 , wherein the pixel electrode 91 is connected through the second via 92 to the drain electrode 52 .
  • the pixel electrode 91 is formed of a material comprising indium tin oxide.
  • a bottom gate structure is used to manufacture a TFT substrate.
  • the entire process can be completely done with seven masks, and, compared to the prior art, the number of masks used is reduced, the manufacturing process of a TFT substrate is simplified, and product yield and increase productivity are effectively improved.
  • the manufacturing steps can be reduced and the source electrode 51 and the drain electrode 52 so formed do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer 40 so as to effectively reduce contact resistance and improve product yield.
  • the present invention also provides a TFT substrate, which comprises, stacked in sequence from bottom to top, a backing plate 10 , a gate electrode 20 , a gate insulation layer 30 , an active layer 40 and a source electrode 51 and a drain electrode 52 , a first passivation layer 60 , a planarization layer 70 , a common electrode 80 , a second passivation layer 90 , and a pixel electrode 91 .
  • the source electrode 51 and the drain electrode 52 are respectively located at two opposite sides of the active layer 40 and in connection therewith.
  • the source electrode 51 and the drain electrode 52 are both formed by subjecting a semiconductor to heavy ion doping.
  • the active layer 40 comprises two lightly-ion-doped semiconductor layers 42 respectively located at two ends thereof and connected with the source electrode 51 and the drain electrode 52 and a channel-zone semiconductor layer 41 located between the two lightly-ion-doped semiconductor layers 42 .
  • the first passivation layer 60 and the planarization layer 70 comprise a first via 71 formed therein to correspond to and be located above the drain electrode 52 .
  • the second passivation layer 90 comprises a second via 91 formed therein to correspond to and be located above the drain electrode 52 and located inside the first via 7 .
  • the pixel electrode 91 is connected through the second via 92 to the drain electrode 52 .
  • the backing plate 10 comprises a glass plate.
  • the gate electrode 20 is formed of a material comprising at least one of molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), tungsten (W), and alloys thereof
  • the source electrode 51 , the drain electrode 52 , the lightly-ion-doped semiconductor layers 42 , and the channel-zone semiconductor layer 41 are all formed of a poly-silicon layer.
  • the source electrode 51 , the drain electrode 52 , and the lightly-ion-doped semiconductor layers 42 are doped with ions that are N-type ions, and the N-type ions are phosphorous ions.
  • doping ion concentrations in the source electrode 51 and the drain electrode 52 are 1 ⁇ 10 14 -8 ⁇ 10 15 ions/cm 3
  • doping ion concentration in the lightly-ion-doped semiconductor layers 42 is 5 ⁇ 10 12 -9 ⁇ 10 13 ions/cm 3 .
  • the first passivation layer 60 comprises a silicon nitride (SiN x ) layer or a stacked combination of a silicon nitride layer and a silicon oxide (SiO x ) layer.
  • the planarization layer 70 is formed of a material comprising a transparent organic insulation material.
  • the common electrode 80 and the pixel electrode 91 are both formed of a material comprising indium tin oxide.
  • the entire TFT substrate can be manufactured with seven masks, and compared to the prior art, the number of masks used is reduced, a manufacturing process of the TFT substrate is simplified, and product yield and increase productivity are effectively improved.
  • the source electrode 51 and the drain electrode 52 of the TFT substrate are both formed by subjecting a semiconductor to heavy ion doping so that the manufacturing steps of the TFT substrate can be reduced and the source electrode 51 and the drain electrode 52 do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer 40 so as to effectively reduce contact resistance and improve product yield.
  • the present invention provides a TFT substrate and a manufacturing method thereof.
  • the manufacturing method of a TFT substrate according to the present invention uses a bottom gate structure to manufacture the TFT substrate.
  • the entire process can be completely done with seven masks, and, compared to the prior art, the number of masks used is reduced, the manufacturing process of a TFT substrate is simplified, and product yield and increase productivity are effectively improved.
  • the manufacturing steps can be reduced and the source electrode and the drain electrode so formed do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield.
  • the present invention provides a TFT substrate that involves a bottom gate structure.
  • the entire TFT substrate can be manufactured with seven masks, and compared to the prior art, the number of masks used is reduced, a manufacturing process of the TFT substrate is simplified, and product yield and increase productivity are effectively improved.
  • the source electrode and the drain electrode of the TFT substrate are both formed by subjecting a semiconductor to heavy ion doping so that the manufacturing steps of the TFT substrate can be reduced and the source electrode and the drain electrode do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Nonlinear Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Optics & Photonics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mathematical Physics (AREA)
  • Thin Film Transistor (AREA)

Abstract

A TFT substrate includes, stacked in sequence from bottom to top, a backing plate, a gate electrode, a gate insulation layer, an active layer and a source electrode and a drain electrode, a first passivation layer, a planarization layer, a common electrode, a second passivation layer, and a pixel electrode. The source electrode and the drain electrode are respectively located at two sides of the active layer. The active layer includes two lightly-ion-doped semiconductor layers respectively connected with the source and drain electrodes and a channel-zone semiconductor layer located therebetween. The first passivation layer and the planarization layer include a first via formed therein and corresponding to the drain electrode. The second passivation layer has a second via extending through a portion of the second passivation layer inside the first via. The pixel electrode is connected through the second via to the drain electrode.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This is a divisional application of co-pending patent application Ser. No. 15/441,246, filed on Feb. 24, 2017, claiming foreign priority of Chinese Patent Application No. 201710067469.0, filed on Feb. 7, 2017.
    • BACKGROUND OF THE INVENTION 1. Field of the Invention
  • The present invention relates to the field of display technology, and more particular to a thin-film transistor (TFT) substrate and a manufacturing method thereof.
    • 2. The Related Arts
  • With the progress of the display technology, flat panel display devices, such as liquid crystal displays (LCDs), due to various advantages, such as high image quality, low power consumption, thin device body, and wide range of applications, have been widely used in all sorts of consumer electronic products, including mobile phones, televisions, personal digital assistants (PDAs), digital cameras, notebook computers, and desktop computers, making them the main stream of display devices.
  • Most of the liquid crystal display devices that are currently available in the market are backlighting LCDs, which comprise a liquid crystal display panel and a backlight module. The working principle of the liquid crystal display panel is that with liquid crystal molecules disposed between two parallel glass substrates and multiple vertical and horizontal tiny conductive wires arranged between the two glass substrates, electricity is applied to control direction change of the liquid crystal molecules for refracting out light emitting from the backlight module to generate an image.
  • The liquid crystal display panel is made up of a color filter (CF) substrate, a thin-film transistor (TFT) substrate, liquid crystal (LC) interposed between the CF substrate and the TFT substrate, and sealant and is generally manufactured with a process involving an anterior stage of array engineering (for thin film, photolithography, etching, and film peeling), an intermediate stage of cell engineering (for lamination of the TFT substrate and the CF substrate), and a posterior stage of module assembly (for combining a drive integrated circuit (IC) and a printed circuit board). Among these stages, the anterior stage of array engineering generally involves the formation the TFT substrate for controlling the movement of liquid crystal molecules; the intermediate stage of cell engineering generally involves filling liquid crystal between the TFT substrate and the CF substrate; and the posterior stage of module assembly generally involves the combination of the drive IC and the printed circuit board for driving the liquid crystal molecules to rotate for displaying images.
  • Organic light-emitting diode (OLED) displays, which also referred to organic electroluminescent displays, are a newly emerging flat panel display device and demonstrates prosperous future applications due to advantages including easy manufacturing operation, low cost, low power consumption, high luminous brightness, wide range of adaptation of working temperature, compact size, fast response, each realization of color displaying and large-screen displaying, easy realization of combination with integrated circuit drives, and easy realization of flexible displaying.
  • An OLED is generally made up of a substrate, an anode arranged on the substrate, a hole injection layer arranged on and anode, a hole transport layer arranged on the hole injection layer, an emissive layer arranged on the hole transport layer, an electron transport layer arranged on the emissive layer, an electron injection layer arranged on the electron transport layer, and a cathode arranged on the electron injection layer. The principle of light emission of an OLED display device is that when a semiconductor material and an organic light emission material are driven by an electric field, carrier currents are injected and re-combine to cause emission of light. Specifically, the OLED display device often uses an indium tin oxide (ITO) pixel electrode and a metal electrode to respectively serve as the anode and cathode of the device and electrons and holes, when driven by a predetermined electrical voltage, are respectively injected into the electron transport layer and the hole transport layer such that the electrons and the holes respectively migrate through the electron transport layer and the hole transport layer to get into the emissive layer and meet in the emissive layer to form excitons that excites light emissive molecules to emit light, the later undergoing radiation relaxation to give off visible light.
  • Based on the way of driving, OLEDs can be classified in two categories, passive matrix OLED (PMOLED) and active matrix OLED (AMOLED), namely one for direct addressing, and the other for TFT array addressing, among which, the AMOLED comprises pixels that are arranged in an array and belongs to an active display type, having high light emission performance and being commonly used in high definition large-sized display devices.
  • TFTs are the primary drive elements that are currently used in liquid crystal display devices and active matrix organic light-emitting diode display devices and are directly related to the trend of development of high performance flat panel display devices. Low temperature poly-silicon (LTPS), due to having high electron mobility, may effectively reduce the area of a TFT device so as to improve pixel aperture ratio, increase panel displaying brightness, and also help reduce overall power consumption, allowing the manufacturing cost of the panel to be greatly reduced.
  • A conventional LTPS TFT often adopts a top gate structure, where a gate is arranged to shield a channel for the purpose of self-shielding in the formation of a lightly doped drain (LDD), in order to reduce overlapping between the gate and the LDD. FIG. 1 is a schematic view illustrating a structure of a conventional LTPS TFT substrate. As shown in FIG. 1, the LTPS TFT substrate comprises, stacked in sequence from bottom to top, a backing plate 100, a light shielding layer 200, a buffer layer 300, an active layer 400, a gate insulation layer 500, a gate electrode 600, an interlayer dielectric layer 700, a source electrode 810 and a drain electrode 820, a planarization layer 900, a common electrode 910, a passivation layer 920, and a pixel electrode 930, wherein the active layer 400 comprises two N-type heavily-doped zones 430 respectively arranged at two opposite ends of the active layer 400, a channel zone 410 located in the middle of the active layer 400, and two N-type lightly-doped zones 420 respectively located between the two N-type heavily-doped zones 430 and the channel zone 410.
  • In a manufacturing process of the above-described LTPS TFT substrate, a patterning process of the light shielding layer 200, a patterning process of the active layer 400, a doping process of the N-type heavily-doped zone 430, a patterning process of the gate electrode 600 and a doping process of the N-type lightly-doped zones 420, a patterning process of the interlayer dielectric layer 700, a patterning process of the source electrode 810 and the drain electrode 820, a patterning process of the planarization layer 900, a patterning process of the common electrode 910, a patterning process of the passivation layer 920, and a patterning process of the pixel electrode 930 each must be performed with a mask. Thus, the entire process of manufacturing the LTPS TFT substrate requires 10 masks to complete the process. The operations are complicated, the manufacturing cost is relatively high, and product yield is low.
    • SUMMARY OF THE INVENTION
  • An objective of the present invention is to provide a manufacturing method of a thin-film transistor (TFT) substrate, which helps reduce the number of mask involved therein, simplifies a process for manufacturing the TFT substrate, and also effectively improves product yield and increase productivity.
  • Another objective of the present invention is to provide a TFT substrate, of which a manufacturing process requires a reduced number of masks involved therein, making the process of manufacturing simple and product yield and productivity both enhanced.
  • To achieve the above objectives, the present invention provides a manufacturing method of a TFT substrate, which comprises the following steps:
  • Step 1: providing a backing plate, depositing a first conductive layer on the backing plate, and using a first mask to subject the first conductive layer to patterning treatment so as to form a gate electrode;
  • Step 2: depositing a gate insulation layer on the gate electrode and the backing plate, forming a semiconductor layer on the gate insulation layer, and using a second mask to subject the semiconductor layer to patterning treatment so as to form a semiconductor pattern;
  • Step 3: forming a photoresist layer on the semiconductor pattern and the gate insulation layer and using a third mask to subject the photoresist layer to exposure and development so as to form a photoresist pattern corresponding to and located above a middle zone of the semiconductor pattern, wherein the photoresist pattern has a longitudinal cross section in the form of a trapezoid; and
  • using the photoresist pattern as a shielding mask to subject the semiconductor pattern to heavy ion doping treatment, so as to form a source electrode and a drain electrode on two ends of the semiconductor pattern and an active layer between the source electrode and the drain electrode;
  • Step 4: subjecting the photoresist pattern to dry etching treatment to reduce a thickness of the photoresist pattern so as to expose two ends of the active layer; and
      • using the photoresist pattern so etched as a shielding mask to subject the two ends of the active layer to light ion doping treatment so as to form two lightly-ion-doped semiconductor layers, which are located on the two ends of the active layer and are respectively connected to the source electrode and the drain electrode, and a channel-zone semiconductor layer, which is located between the two lightly-ion-doped semiconductor layers;
  • Step 5: removing the photoresist pattern so etched, depositing a first passivation layer on the active layer, the source electrode, the drain electrode, and the gate insulation layer, depositing a planarization layer on the first passivation layer, and using a fourth mask to subject the first passivation layer and the planarization layer to patterning treatment so as to form a first via in the first passivation layer and the planarization layer to be located above and correspond to the drain electrode;
  • Step 6: depositing a first transparent conductive film on the planarization layer and using a fifth mask to subject the first transparent conductive film to patterning treatment so as to form a common electrode;
  • Step 7: depositing a second passivation layer on the common electrode and the planarization layer and using a sixth mask to subject the second passivation layer to patterning treatment so as to form a second via in the second passivation layer that is located above and corresponds to the drain electrode and is located inside the first via; and
  • Step 8: depositing a second transparent conductive film on the second passivation layer and using a seventh mask to subject the second transparent conductive film to patterning treatment so as to form a pixel electrode, wherein the pixel electrode is connected through the second via to the drain electrode.
  • In Step 2, the step of forming the semiconductor layer on the gate insulation layer comprises: depositing an amorphous silicon layer on the gate insulation layer and applying a crystallization process to convert the amorphous silicon layer in to a poly-silicon layer, wherein the poly-silicon layer serves as the semiconductor layer.
  • In Step 3, the semiconductor pattern is subjected to N-type heavy ion doping treatment, and the N-type ions used are phosphorous ions; and in Step 4, the two ends of the active layer are subjected to N-type light ion doping treatment, and the N-type ions used as phosphorous ions.
  • Doping ion concentrations in the source electrode and the drain electrode are 1×1014-8×1015 ions/cm3, and doping ion concentration in the lightly-ion-doped semiconductor layers is 5×1012-9×1013 ions/cm3.
  • The backing plate comprises a glass plate; the gate electrode is formed of a material comprising at least one of molybdenum, aluminum, copper, titanium, tungsten, and alloys thereof; the first passivation layer and the second passivation layer are each a silicon nitride layer or a stacked composite layer of a silicon nitride layer and a silicon oxide layer; the planarization layer is formed of a material comprising a transparent organic insulation material; and the common electrode and the pixel electrode are formed of materials comprising indium tin oxide.
  • The present invention also provides a TFT substrate, which comprises, stacked in sequence from bottom to top, a backing plate, a gate electrode, a gate insulation layer, an active layer and a source electrode and a drain electrode, a first passivation layer, a planarization layer, a common electrode, a second passivation layer, and a pixel electrode;
      • wherein the source electrode and the drain electrode are respectively located at two opposite sides of the active layer and in connection therewith, the source electrode and the drain electrode being both formed by subjecting a semiconductor to heavy ion doping, the active layer comprising two lightly-ion-doped semiconductor layers respectively located at two ends thereof and connected with the source electrode and the drain electrode and a channel-zone semiconductor layer located between the two lightly-ion-doped semiconductor layers; and
      • the first passivation layer and the planarization layer comprise a first via formed therein to correspond to and be located above the drain electrode, the second passivation layer comprising a second via formed therein to correspond to and be located above the drain electrode and located inside the first via, the pixel electrode being connected through the second via to the drain electrode.
  • The source electrode, the drain electrode, the lightly-ion-doped semiconductor layers, and the channel-zone semiconductor layer are formed of a poly-silicon layer.
  • The source electrode, the drain electrode, and the lightly-ion-doped semiconductor layers are doped with ions that are N-type ions, and the N-type ions are phosphorous ions.
  • Doping ion concentrations in the source electrode and the drain electrode are 1633 1014-8×1015 ions/cm3, and doping ion concentration in the lightly-ion-doped semiconductor layers is 5×1012-9×1013 ions/cm3.
  • The backing plate comprises a glass plate; the gate electrode is formed of a material comprising at least one of molybdenum, aluminum, copper, titanium, tungsten, and alloys thereof; the first passivation layer and the second passivation layer are each a silicon nitride layer or a stacked composite layer of a silicon nitride layer and a silicon oxide layer; the planarization layer is formed of a material comprising a transparent organic insulation material; and the common electrode and the pixel electrode are formed of materials comprising indium tin oxide.
  • The efficacy of the present invention is that the present invention provides a TFT substrate and a manufacturing method thereof. The manufacturing method of a TFT substrate according to the present invention uses a bottom gate structure to manufacture the TFT substrate. The entire process can be completely done with seven masks, and, compared to the prior art, the number of masks used is reduced, the manufacturing process of a TFT substrate is simplified, and product yield and increase productivity are effectively improved. By subjecting the two ends of the semiconductor pattern to heavy ion doping to form the source electrode and the drain electrode, the manufacturing steps can be reduced and the source electrode and the drain electrode so formed do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield. The present invention provides a TFT substrate that involves a bottom gate structure. The entire TFT substrate can be manufactured with seven masks, and compared to the prior art, the number of masks used is reduced, a manufacturing process of the TFT substrate is simplified, and product yield and increase productivity are effectively improved. The source electrode and the drain electrode of the TFT substrate are both formed by subjecting a semiconductor to heavy ion doping so that the manufacturing steps of the TFT substrate can be reduced and the source electrode and the drain electrode do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield.
  • For better understanding of the features and technical contents of the present invention, reference will be made to the following detailed description of the present invention and the attached drawings. However, the drawings are provided only for reference and illustration and are not intended to limit the present invention.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The technical solution, as well as other beneficial advantages, of the present invention will become apparent from the following detailed description of embodiments of the present invention, with reference to the attached drawings.
  • In the drawings:
  • FIG. 1 is a schematic view illustrating a structure of a conventional low temperature poly-silicon (LTPS) thin-film transistor (TFT) substrate;
  • FIG. 2 is a flow chart illustrating a manufacturing method of a TFT substrate according to the present invention;
  • FIGS. 3 and 4 schematic views illustrating Step 1 of the manufacturing method of the TFT substrate according to the present invention;
  • FIGS. 5 and 6 are schematic views illustrating Step 2 of the manufacturing method of the TFT substrate according to the present invention;
  • FIGS. 7 and 8 are schematic views illustrating Step 3 of the manufacturing method of the TFT substrate according to the present invention;
  • FIGS. 9 and 10 are schematic views illustrating Step 4 of the manufacturing method of the TFT substrate according to the present invention;
  • FIGS. 11 and 12 are schematic views illustrating Step 5 of the manufacturing method of the TFT substrate according to the present invention;
  • FIGS. 13 and 14 are schematic views illustrating Step 6 of the manufacturing method of the TFT substrate according to the present invention;
  • FIGS. 15 and 16 are schematic views illustrating Step 7 of the manufacturing method of the TFT substrate according to the present invention; and
  • FIGS. 17 and 18 are schematic views illustrating Step 8 of the manufacturing method of the TFT substrate according to the present invention, in which FIG. 18 is also a schematic view illustrating a structure of the TFT substrate according to the present invention.
    •  DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • To further expound the technical solution adopted in the present invention and the advantages thereof, a detailed description will be given with reference to the preferred embodiments of the present invention and the drawings thereof.
  • Referring to FIG. 2, the present invention provides a manufacturing method of a thin-film transistor (TFT) substrate, which comprises the following steps:
  • Step 1: as shown in FIGS. 3 and 4, providing a backing plate 10, depositing a first conductive layer 19 on the backing plate 10, and using a first mask 11 to subject the first conductive layer 19 to patterning treatment so as to form a gate electrode 20.
  • Specifically, the backing plate 10 comprises a glass plate.
  • Specifically, the gate electrode 20 is formed of a material comprising at least one of molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), tungsten (W), and alloys thereof
  • Step 2: as shown in FIGS. 5 and 6, depositing a gate insulation layer 30 on the gate electrode 20 and the backing plate 10, forming a semiconductor layer 35 on the gate insulation layer 30, and using a second mask 12 to subject the semiconductor layer 35 to patterning treatment so as to form a semiconductor pattern 35′.
  • Specifically, in Step 2, the step of forming the semiconductor layer 35 on the gate insulation layer 30 comprises: depositing an amorphous silicon layer on the gate insulation layer 30 and applying a crystallization process to convert the amorphous silicon layer in to a poly-silicon layer, wherein the poly-silicon layer serves as the semiconductor layer 35.
  • Step 3: as shown in FIGS. 7 and 8, forming a photoresist layer 55 on the semiconductor pattern 35′ and the gate insulation layer 30 and using a third mask 13 to subject the photoresist layer 55 to exposure and development so as to form a photoresist pattern 551 corresponding to and located above a middle zone of the semiconductor pattern 35′, wherein the photoresist pattern 551 has a longitudinal cross section in the form of a trapezoid; and
      • using the photoresist pattern 551 as a shielding mask to subject the semiconductor pattern 35′ to heavy ion doping treatment, so as to form a source electrode 51 and a drain electrode 52 on two ends of the semiconductor pattern 35′ and an active layer 40 between the source electrode 51 and the drain electrode 52.
  • Specifically, the heavily-ion-doped semiconductor layer 43 possesses characteristics of a conductor, showing excellent electrical conductivity.
  • Specifically, in Step 3, the semiconductor pattern 35′ is subjected to N-type heavy ion doping treatment, and the N-type ions used are phosphorous ions.
  • Specifically, doping ion concentrations in the source electrode 51 and the drain electrode 52 are 1×1014-8×1015 ions/cm3.
  • Step 4: as shown in FIG. 9, subjecting the photoresist pattern 551 to dry etching treatment to reduce a thickness of the photoresist pattern 551 so as to expose two ends of the active layer 40; and
      • as shown in FIG. 10, using the photoresist pattern 551 so etched as a shielding mask to subject the two ends of the active layer 40 to light ion doping treatment so as to form two lightly-ion-doped semiconductor layers 42, which are located on the two ends of the active layer 40 and are respectively connected to the source electrode 51 and the drain electrode 52, and a channel-zone semiconductor layer 41, which is located between the two lightly-ion-doped semiconductor layers 42.
  • Specifically, in Step 4, in the dry etching process of the photoresist pattern 551, since the thickness of the trapezoidal cross-section of the photoresist pattern 551 is gradually reduced toward to edges of two slops thereof, a portion that has the smallest thickness would be first etched off during the dry etching process and widths of the two slopes of the photoresist pattern 551 would be gradually reduced toward zero thereby making a width of the photoresist pattern 551 gradually reduced. Specifically, by controlling etching speed and etching time of the dry etching process, it is possible to control the width of the photoresist pattern 551 to reduce to a predetermined length.
  • Specifically, in Step 4, the two ends of the active layer 40 are subjected to
  • N-type light ion doping treatment, and the N-type ions used as phosphorous ions.
  • Specifically, doping ion concentration in the lightly-ion-doped semiconductor layers 42 is 5×1012-9×1013 ions/cm3.
  • Step 5: as shown in FIGS. 11 and 12, removing the photoresist pattern 551 so etched, depositing a first passivation layer 60 on the active layer 40, the source electrode 51, the drain electrode 52, and the gate insulation layer 30, depositing a planarization layer 70 on the first passivation layer 60, and using a fourth mask 14 to subject the first passivation layer 60 and the planarization layer 70 to patterning treatment so as to form a first via 71 in the first passivation layer 60 and the planarization layer 70 to be located above and correspond to the drain electrode 52.
  • Specifically, the first passivation layer 60 comprises a silicon nitride (SiNx) layer or a stacked combination of a silicon nitride layer and a silicon oxide (SiOx) layer.
  • Specifically, the planarization layer 70 is formed of a material comprising a transparent organic insulation material.
  • Step 6: as shown in FIGS. 13 and 14, depositing a first transparent conductive film 75 on the planarization layer 70 and using a fifth mask 15 to subject the first transparent conductive film 75 to patterning treatment so as to form a common electrode 80.
  • Specifically, the common electrode 80 is formed of a material comprising indium tin oxide.
  • Step 7: as shown in FIGS. 15 and 16, depositing a second passivation layer 90 on the common electrode 80 and the planarization layer 70 and using a sixth mask 16 to subject the second passivation layer 90 to patterning treatment so as to form a second via 92 in the second passivation layer 90 that is located above and corresponds to the drain electrode 52 and is located inside the first via 71.
  • Specifically, the second passivation layer 90 comprises a silicon nitride layer or a stacked composite layer of a silicon nitride layer and a silicon oxide layer.
  • Step 8: as shown in FIGS. 17 and 18, depositing a second transparent conductive film 95 on the second passivation layer 90 and using a seventh mask 17 to subject the second transparent conductive film 95 to patterning treatment so as to form a pixel electrode 91, wherein the pixel electrode 91 is connected through the second via 92 to the drain electrode 52.
  • Specifically, the pixel electrode 91 is formed of a material comprising indium tin oxide.
  • In the above manufacturing method of the TFT substrate, a bottom gate structure is used to manufacture a TFT substrate. The entire process can be completely done with seven masks, and, compared to the prior art, the number of masks used is reduced, the manufacturing process of a TFT substrate is simplified, and product yield and increase productivity are effectively improved. By subjecting the two ends of the semiconductor pattern 35′ to heavy ion doping to form the source electrode 51 and the drain electrode 52, the manufacturing steps can be reduced and the source electrode 51 and the drain electrode 52 so formed do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer 40 so as to effectively reduce contact resistance and improve product yield.
  • Referring to FIG. 18, based on the above-descried manufacturing method of a TFT substrate, the present invention also provides a TFT substrate, which comprises, stacked in sequence from bottom to top, a backing plate 10, a gate electrode 20, a gate insulation layer 30, an active layer 40 and a source electrode 51 and a drain electrode 52, a first passivation layer 60, a planarization layer 70, a common electrode 80, a second passivation layer 90, and a pixel electrode 91.
  • The source electrode 51 and the drain electrode 52 are respectively located at two opposite sides of the active layer 40 and in connection therewith. The source electrode 51 and the drain electrode 52 are both formed by subjecting a semiconductor to heavy ion doping. The active layer 40 comprises two lightly-ion-doped semiconductor layers 42 respectively located at two ends thereof and connected with the source electrode 51 and the drain electrode 52 and a channel-zone semiconductor layer 41 located between the two lightly-ion-doped semiconductor layers 42.
  • The first passivation layer 60 and the planarization layer 70 comprise a first via 71 formed therein to correspond to and be located above the drain electrode 52. The second passivation layer 90 comprises a second via 91 formed therein to correspond to and be located above the drain electrode 52 and located inside the first via 7. The pixel electrode 91 is connected through the second via 92 to the drain electrode 52.
  • Specifically, the backing plate 10 comprises a glass plate.
  • Specifically, the gate electrode 20 is formed of a material comprising at least one of molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), tungsten (W), and alloys thereof
  • Specifically, the source electrode 51, the drain electrode 52, the lightly-ion-doped semiconductor layers 42, and the channel-zone semiconductor layer 41 are all formed of a poly-silicon layer.
  • Specifically, the source electrode 51, the drain electrode 52, and the lightly-ion-doped semiconductor layers 42 are doped with ions that are N-type ions, and the N-type ions are phosphorous ions.
  • Specifically, doping ion concentrations in the source electrode 51 and the drain electrode 52 are 1×1014-8×1015 ions/cm3, and doping ion concentration in the lightly-ion-doped semiconductor layers 42 is 5×1012-9×1013 ions/cm3.
  • Specifically, the first passivation layer 60 comprises a silicon nitride (SiNx) layer or a stacked combination of a silicon nitride layer and a silicon oxide (SiOx) layer.
  • Specifically, the planarization layer 70 is formed of a material comprising a transparent organic insulation material.
  • Specifically, the common electrode 80 and the pixel electrode 91 are both formed of a material comprising indium tin oxide.
  • In the above TFT substrate, a bottom gate structure is involved. The entire TFT substrate can be manufactured with seven masks, and compared to the prior art, the number of masks used is reduced, a manufacturing process of the TFT substrate is simplified, and product yield and increase productivity are effectively improved. The source electrode 51 and the drain electrode 52 of the TFT substrate are both formed by subjecting a semiconductor to heavy ion doping so that the manufacturing steps of the TFT substrate can be reduced and the source electrode 51 and the drain electrode 52 do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer 40 so as to effectively reduce contact resistance and improve product yield.
  • In summary, the present invention provides a TFT substrate and a manufacturing method thereof. The manufacturing method of a TFT substrate according to the present invention uses a bottom gate structure to manufacture the TFT substrate. The entire process can be completely done with seven masks, and, compared to the prior art, the number of masks used is reduced, the manufacturing process of a TFT substrate is simplified, and product yield and increase productivity are effectively improved. By subjecting the two ends of the semiconductor pattern to heavy ion doping to form the source electrode and the drain electrode, the manufacturing steps can be reduced and the source electrode and the drain electrode so formed do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield. The present invention provides a TFT substrate that involves a bottom gate structure. The entire TFT substrate can be manufactured with seven masks, and compared to the prior art, the number of masks used is reduced, a manufacturing process of the TFT substrate is simplified, and product yield and increase productivity are effectively improved. The source electrode and the drain electrode of the TFT substrate are both formed by subjecting a semiconductor to heavy ion doping so that the manufacturing steps of the TFT substrate can be reduced and the source electrode and the drain electrode do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield.
  • Based on the description given above, those having ordinary skills in the art may easily contemplate various changes and modifications of he technical solution and the technical ideas of the present invention. All these changes and modifications are considered belonging to the protection scope of the present invention as defined in the appended claims.

Claims (5)

What is claimed is:
1. A thin-film transistor (TFT) substrate, comprising, stacked in sequence from bottom to top, a backing plate, a gate electrode, a gate insulation layer, an active layer and a source electrode and a drain electrode, a first passivation layer, a planarization layer, a common electrode, a second passivation layer, and a pixel electrode;
wherein the source electrode and the drain electrode are respectively located at two opposite sides of the active layer and in connection therewith, the source electrode and the drain electrode being both formed by subjecting a semiconductor to heavy ion doping, the active layer comprising two lightly-ion-doped semiconductor layers respectively located at two ends thereof and connected with the source electrode and the drain electrode and a channel-zone semiconductor layer located between the two lightly-ion-doped semiconductor layers; and
the first passivation layer and the planarization layer comprise a first via formed therein to correspond to and be located above the drain electrode, the second passivation layer having a portion located inside the first via and comprising a second via formed therein to extend through the portion of the second passivation layer that is located inside the first via, the pixel electrode being connected through the second via to the drain electrode.
2. The TFT substrate as claimed in claim 1, wherein the source electrode, the drain electrode, the lightly-ion-doped semiconductor layers, and the channel-zone semiconductor layer are formed of a poly-silicon layer.
3. The TFT substrate as claimed in claim 1, wherein the source electrode, the drain electrode, and the lightly-ion-doped semiconductor layers are doped with ions that are N-type ions, and the N-type ions are phosphorous ions.
4. The TFT substrate as claimed in claim 1, wherein doping ion concentrations in the source electrode and the drain electrode are 1×1014-8×1015 ions/cm3, and doping ion concentration in the lightly-ion-doped semiconductor layers is 5×1012-9×1013 ions/cm3.
5. The TFT substrate as claimed in claim 1, wherein the backing plate comprises a glass plate; the gate electrode is formed of a material comprising at least one of molybdenum, aluminum, copper, titanium, tungsten, and alloys thereof; the first passivation layer and the second passivation layer are each a silicon nitride layer or a stacked composite layer of a silicon nitride layer and a silicon oxide layer; the planarization layer is formed of a material comprising a transparent organic insulation material; and the common electrode and the pixel electrode are formed of materials comprising indium tin oxide.
US16/285,130 2017-02-07 2019-02-25 Tft substrate and manufacturing method thereof Abandoned US20190187500A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/285,130 US20190187500A1 (en) 2017-02-07 2019-02-25 Tft substrate and manufacturing method thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201710067469.0A CN106898613A (en) 2017-02-07 2017-02-07 TFT substrate and preparation method thereof
CN201710067469.0 2017-02-07
US15/441,246 US10331001B2 (en) 2017-02-07 2017-02-24 TFT substrate and manufacturing method thereof
US16/285,130 US20190187500A1 (en) 2017-02-07 2019-02-25 Tft substrate and manufacturing method thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/441,246 Division US10331001B2 (en) 2017-02-07 2017-02-24 TFT substrate and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20190187500A1 true US20190187500A1 (en) 2019-06-20

Family

ID=59198126

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/441,246 Active US10331001B2 (en) 2017-02-07 2017-02-24 TFT substrate and manufacturing method thereof
US16/285,130 Abandoned US20190187500A1 (en) 2017-02-07 2019-02-25 Tft substrate and manufacturing method thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US15/441,246 Active US10331001B2 (en) 2017-02-07 2017-02-24 TFT substrate and manufacturing method thereof

Country Status (2)

Country Link
US (2) US10331001B2 (en)
CN (1) CN106898613A (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107369784B (en) * 2017-08-31 2019-11-26 深圳市华星光电半导体显示技术有限公司 OLED-TFT substrate and its manufacturing method, display panel
JP7045185B2 (en) * 2017-12-27 2022-03-31 株式会社ジャパンディスプレイ Array board, method of manufacturing array board, display device and switching element
US10957713B2 (en) * 2018-04-19 2021-03-23 Wuhan China Star Optoelectronics Technology Co., Ltd. LTPS TFT substrate and manufacturing method thereof
CN108899327B (en) * 2018-06-29 2021-01-26 武汉华星光电技术有限公司 Array substrate, preparation method thereof and display
CN108831895B (en) * 2018-08-28 2023-10-13 武汉华星光电技术有限公司 Display panel and manufacturing method thereof
CN110137086B (en) * 2019-05-22 2020-08-04 深圳市华星光电技术有限公司 TFT substrate manufacturing method and TFT substrate
CN110718467B (en) * 2019-09-24 2021-12-03 Tcl华星光电技术有限公司 Manufacturing method of TFT array substrate
CN111129032A (en) * 2019-12-19 2020-05-08 武汉华星光电技术有限公司 Array substrate and manufacturing method thereof
CN111668237B (en) 2020-06-17 2024-01-26 京东方科技集团股份有限公司 A display substrate and its preparation method, driving method and display device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020149057A1 (en) * 1999-04-20 2002-10-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and the fabricating method therefor
US20080142804A1 (en) * 2004-04-06 2008-06-19 Kum-Mi Oh Liquid crystal display device including driving circuit and method of fabricating the same
US20160211284A1 (en) * 2013-02-20 2016-07-21 Boe Technology Group Co., Ltd. Method for fabricating array substrate
US9508745B1 (en) * 2015-10-12 2016-11-29 Wuhan China Star Optoelectronics Technology Co. Ltd. Array substrate and method of fabricating the same
US20170207251A1 (en) * 2016-01-19 2017-07-20 Wuhan China Star Optoelectronics Technology Co., Ltd. Tft array substrate
US20170329163A1 (en) * 2015-08-14 2017-11-16 Boe Technology Group Co., Ltd. Preparation method for thin film transistor, preparation method for array substrate, array substrate, and display apparatus

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5917199A (en) * 1998-05-15 1999-06-29 Ois Optical Imaging Systems, Inc. Solid state imager including TFTS with variably doped contact layer system for reducing TFT leakage current and increasing mobility and method of making same
KR100543061B1 (en) * 2001-06-01 2006-01-20 엘지.필립스 엘시디 주식회사 Manufacturing method of array substrate for liquid crystal display device with integrated driving circuit
CN105118807B (en) * 2015-07-29 2018-11-06 深圳市华星光电技术有限公司 A kind of low-temperature polysilicon film transistor and its manufacturing method
CN105489552B (en) * 2016-01-28 2018-08-14 武汉华星光电技术有限公司 The production method of LTPS array substrates
CN105789325B (en) * 2016-04-18 2019-05-03 深圳市华星光电技术有限公司 Thin film transistor, method for preparing thin film transistor, and CMOS device
CN106024633A (en) * 2016-06-23 2016-10-12 京东方科技集团股份有限公司 Preparation methods of thin film transistor and array substrate, array substrate and display device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020149057A1 (en) * 1999-04-20 2002-10-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and the fabricating method therefor
US20080142804A1 (en) * 2004-04-06 2008-06-19 Kum-Mi Oh Liquid crystal display device including driving circuit and method of fabricating the same
US20160211284A1 (en) * 2013-02-20 2016-07-21 Boe Technology Group Co., Ltd. Method for fabricating array substrate
US20170329163A1 (en) * 2015-08-14 2017-11-16 Boe Technology Group Co., Ltd. Preparation method for thin film transistor, preparation method for array substrate, array substrate, and display apparatus
US9508745B1 (en) * 2015-10-12 2016-11-29 Wuhan China Star Optoelectronics Technology Co. Ltd. Array substrate and method of fabricating the same
US20170207251A1 (en) * 2016-01-19 2017-07-20 Wuhan China Star Optoelectronics Technology Co., Ltd. Tft array substrate

Also Published As

Publication number Publication date
US10331001B2 (en) 2019-06-25
CN106898613A (en) 2017-06-27
US20180224683A1 (en) 2018-08-09

Similar Documents

Publication Publication Date Title
US10658403B2 (en) TFT substrate and manufacturing method thereof
US10331001B2 (en) TFT substrate and manufacturing method thereof
US11189677B2 (en) Organic light emitting diode display device and method of manufacturing an organic light emitting diode display device
US10714557B2 (en) Substrate for display device and display device including the same
US10038043B2 (en) Method for manufacturing AMOLED backplane and structure thereof
US7501658B2 (en) Electro-luminescence device including a thin film transistor and method of fabricating an electro-luminescence device
CN103489894B (en) Active matrix organic electroluminescent display device, display device and preparation method thereof
US20060011918A1 (en) Flat panel display device and method of manufacturing the same
US10504731B2 (en) TFT substrate and manufacturing method thereof
KR101416718B1 (en) Organic electroluminescent display device
US9673425B1 (en) Method for manufacturing AMOLED backplane and structure thereof
CN106409844A (en) Bottom gate type polysilicon TFT substrate and manufacturing method thereof
CN106024838A (en) Display element based on hybrid TFT structure
US12075661B2 (en) Display apparatus
KR100495701B1 (en) A processing for a organic electroluminescent display
CN103489892A (en) Array substrate, preparing method of array substrate and display device of array substrate
US20060012742A1 (en) Driving device for active matrix organic light emitting diode display and manufacturing method thereof
CN100401525C (en) Organic electroluminescence display device and manufacturing method thereof
US7129524B2 (en) Organic electroluminescent device and method for fabricating the same
CN100388527C (en) Organic light emitting device and method for manufacturing the same
US20150129842A1 (en) Method For Manufacturing Organic Electroluminescence Device And Organic Electroluminescence Device Manufactured With Same
GB2534691A (en) Method of manufacturing organic electroluminescence device, and manufactured organic electroluminescence device

Legal Events

Date Code Title Description
AS Assignment

Owner name: WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., L

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, YUANFU;REEL/FRAME:048431/0871

Effective date: 20190218

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载