US20180144973A1 - Electromigration Improvement Using Tungsten For Selective Cobalt Deposition On Copper Surfaces - Google Patents
Electromigration Improvement Using Tungsten For Selective Cobalt Deposition On Copper Surfaces Download PDFInfo
- Publication number
- US20180144973A1 US20180144973A1 US15/800,784 US201715800784A US2018144973A1 US 20180144973 A1 US20180144973 A1 US 20180144973A1 US 201715800784 A US201715800784 A US 201715800784A US 2018144973 A1 US2018144973 A1 US 2018144973A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- cobalt
- tungsten
- film
- capping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010941 cobalt Substances 0.000 title claims abstract description 66
- 229910017052 cobalt Inorganic materials 0.000 title claims abstract description 66
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 title claims abstract description 66
- 239000010949 copper Substances 0.000 title claims abstract description 64
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 title claims abstract description 63
- 229910052802 copper Inorganic materials 0.000 title claims abstract description 63
- 229910052721 tungsten Inorganic materials 0.000 title claims abstract description 58
- 239000010937 tungsten Substances 0.000 title claims abstract description 58
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 title claims abstract description 57
- 230000008021 deposition Effects 0.000 title claims description 22
- 238000000034 method Methods 0.000 claims abstract description 82
- 238000012545 processing Methods 0.000 claims abstract description 67
- 239000002243 precursor Substances 0.000 claims abstract description 36
- 239000000758 substrate Substances 0.000 claims description 130
- 230000008569 process Effects 0.000 claims description 46
- 239000007789 gas Substances 0.000 claims description 38
- 238000000151 deposition Methods 0.000 claims description 30
- 238000002203 pretreatment Methods 0.000 claims description 25
- 238000007740 vapor deposition Methods 0.000 claims description 21
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 16
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 12
- 239000001257 hydrogen Substances 0.000 claims description 12
- 229910052739 hydrogen Inorganic materials 0.000 claims description 12
- 239000003638 chemical reducing agent Substances 0.000 claims description 11
- 230000004888 barrier function Effects 0.000 claims description 10
- 125000002915 carbonyl group Chemical group [*:2]C([*:1])=O 0.000 claims description 10
- 238000005019 vapor deposition process Methods 0.000 claims description 9
- 239000000356 contaminant Substances 0.000 claims description 8
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 claims description 6
- 229910021529 ammonia Inorganic materials 0.000 claims description 6
- ZSEHKBVRLFIMPB-UHFFFAOYSA-N cobalt;cyclopenta-1,3-diene Chemical compound [Co].C=1C=C[CH-]C=1 ZSEHKBVRLFIMPB-UHFFFAOYSA-N 0.000 claims description 6
- 239000005751 Copper oxide Substances 0.000 claims description 5
- 229910000431 copper oxide Inorganic materials 0.000 claims description 5
- 238000002230 thermal chemical vapour deposition Methods 0.000 claims description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 4
- 229910000069 nitrogen hydride Inorganic materials 0.000 claims description 3
- 238000002161 passivation Methods 0.000 claims description 3
- 229910052786 argon Inorganic materials 0.000 claims description 2
- 239000000203 mixture Substances 0.000 claims description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims 3
- 239000003153 chemical reaction reagent Substances 0.000 claims 1
- 150000002431 hydrogen Chemical class 0.000 claims 1
- 229910052757 nitrogen Inorganic materials 0.000 claims 1
- 229910052751 metal Inorganic materials 0.000 description 27
- 239000002184 metal Substances 0.000 description 27
- 210000002381 plasma Anatomy 0.000 description 23
- 235000012431 wafers Nutrition 0.000 description 21
- -1 tungsten nitride Chemical class 0.000 description 14
- 238000005229 chemical vapour deposition Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000011068 loading method Methods 0.000 description 7
- 239000000463 material Substances 0.000 description 7
- 238000000231 atomic layer deposition Methods 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 5
- 239000011261 inert gas Substances 0.000 description 5
- 239000000376 reactant Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- OAKJQQAXSVQMHS-UHFFFAOYSA-N Hydrazine Chemical compound NN OAKJQQAXSVQMHS-UHFFFAOYSA-N 0.000 description 3
- OKKJLVBELUTLKV-UHFFFAOYSA-N Methanol Chemical compound OC OKKJLVBELUTLKV-UHFFFAOYSA-N 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 238000010926 purge Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- DXONNDNQGWPSSU-UHFFFAOYSA-N [Co]C1C=CC=C1 Chemical compound [Co]C1C=CC=C1 DXONNDNQGWPSSU-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000000872 buffer Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 125000000058 cyclopentadienyl group Chemical group C1(=CC=CC1)* 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- ZSWFCLXCOIISFI-UHFFFAOYSA-N endo-cyclopentadiene Natural products C1C=CC=C1 ZSWFCLXCOIISFI-UHFFFAOYSA-N 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 125000002097 pentamethylcyclopentadienyl group Chemical group 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 125000003903 2-propenyl group Chemical group [H]C([*])([H])C([H])=C([H])[H] 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZPPDMHPYGZZIID-UHFFFAOYSA-N C(C)[Co]C1C=CC=C1 Chemical compound C(C)[Co]C1C=CC=C1 ZPPDMHPYGZZIID-UHFFFAOYSA-N 0.000 description 1
- NVOKNHORTXQFMT-UHFFFAOYSA-N CC1=C(C(=C(C1(C)[Co])C)C)C Chemical compound CC1=C(C(=C(C1(C)[Co])C)C)C NVOKNHORTXQFMT-UHFFFAOYSA-N 0.000 description 1
- KSHBKZVIDAJCJJ-UHFFFAOYSA-N C[Co]C1C=CC=C1 Chemical compound C[Co]C1C=CC=C1 KSHBKZVIDAJCJJ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- HAPVSOMXSKSUFV-UHFFFAOYSA-N N(=O)[Co] Chemical compound N(=O)[Co] HAPVSOMXSKSUFV-UHFFFAOYSA-N 0.000 description 1
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical group O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000007983 Tris buffer Substances 0.000 description 1
- FWQBADUOUPOXQK-UHFFFAOYSA-N [Co].C=C.C=C Chemical compound [Co].C=C.C=C FWQBADUOUPOXQK-UHFFFAOYSA-N 0.000 description 1
- NZSKIHJMERAYNW-UHFFFAOYSA-N [Co]C1=CC=C1 Chemical compound [Co]C1=CC=C1 NZSKIHJMERAYNW-UHFFFAOYSA-N 0.000 description 1
- 150000001298 alcohols Chemical class 0.000 description 1
- 150000001336 alkenes Chemical class 0.000 description 1
- 150000001345 alkine derivatives Chemical class 0.000 description 1
- 239000012080 ambient air Substances 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- WYEMLYFITZORAB-UHFFFAOYSA-N boscalid Chemical compound C1=CC(Cl)=CC=C1C1=CC=CC=C1NC(=O)C1=CC=CN=C1Cl WYEMLYFITZORAB-UHFFFAOYSA-N 0.000 description 1
- UFTVFWCQVIKGSO-UHFFFAOYSA-N cobalt(2+) 5-methylcyclopenta-1,3-diene Chemical compound [Co++].C[c-]1cccc1.C[c-]1cccc1 UFTVFWCQVIKGSO-UHFFFAOYSA-N 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 125000003678 cyclohexadienyl group Chemical group C1(=CC=CCC1)* 0.000 description 1
- 238000007872 degassing Methods 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000008246 gaseous mixture Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000033444 hydroxylation Effects 0.000 description 1
- 238000005805 hydroxylation reaction Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000003446 ligand Substances 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- BDERNNFJNOPAEC-UHFFFAOYSA-N propan-1-ol Chemical compound CCCO BDERNNFJNOPAEC-UHFFFAOYSA-N 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000005979 thermal decomposition reaction Methods 0.000 description 1
- 238000009997 thermal pre-treatment Methods 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
- 230000007723 transport mechanism Effects 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
- H01L21/28562—Selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
Definitions
- Embodiments of the disclosure generally relate to methods of selectively depositing one or more capping layers. More particularly, embodiments of the disclosure are directed to methods of selectively depositing both cobalt and tungsten films each in a separate chamber onto a copper surface.
- Multilevel interconnects that drive the manufacturing processes utilize planarization of high aspect ratio apertures including contacts, vias, lines, and other features. Filling the features without creating voids or deforming the feature geometry is more difficult when the features have higher aspect ratios. Reliable formation of interconnects is also more difficult as manufacturers strive to increase circuit density and quality.
- capping thicknesses need to be correspondingly thinner (e.g., ⁇ 1-2 nm) and remain continuous while still providing capping properties. There is a need to provide such capping layers.
- One or more embodiments of the disclosure are directed to methods of capping a copper surface on a substrate.
- the substrate is positioned within a pre-treatment processing chamber, wherein the substrate comprises a copper oxide surface and a dielectric surface.
- the substrate is exposed within the pre-treatment processing chamber to a reducing agent to remove contaminants while forming a metallic copper surface during a pre-treatment process.
- the substrate is moved to a first vapor deposition processing chamber and exposing the substrate to a first precursor gas comprising one of cobalt or tungsten to selectively form a first capping layer over the metallic copper surface while leaving exposed the dielectric surface during a vapor deposition process.
- the substrate is moved to a second vapor deposition processing chamber and exposing the substrate to a second precursor gas comprising the other of cobalt or tungsten to selectively form a second capping layer over the first capping layer while leaving exposed the dielectric surface during a vapor deposition process.
- Additional embodiments of the disclosure are directed to methods of capping a copper surface on a substrate.
- the substrate is positioned within a pre-treatment processing chamber, wherein the substrate comprises a copper oxide surface and a dielectric surface.
- the substrate is exposed within the pre-treatment processing chamber to a reducing agent to remove contaminants while forming a metallic copper surface during a pre-treatment process.
- the substrate is moved to a cobalt vapor deposition processing chamber and exposing the substrate to a cobalt-containing precursor gas to selectively form a cobalt capping film having a selectivity greater than or equal to about 50:1 over the metallic copper surface while leaving exposed the dielectric surface during a vapor deposition process.
- the substrate is then moved to a tungsten vapor deposition processing chamber and exposing the substrate to a tungsten-containing precursor gas to selectively form a tungsten capping film having a selectivity greater than or equal to about 50:1 over the metallic copper surface either above or below the cobalt capping film while leaving exposed the dielectric surface during a vapor deposition process.
- the substrate is moved to a third vapor deposition processing chamber and depositing a dielectric barrier layer over the tungsten capping film and the dielectric surface.
- a combined thickness of the cobalt and tungsten capping films is in the range of about 2 ⁇ to about 60 ⁇ .
- FIG. 1 A substrate having a copper surface and a dielectric surface is provided, the copper surface and the dielectric surface being substantially coplanar.
- the substrate is pre-treated and/or passivated to form a pre-cleaned and/or passivated substrate.
- the substrate is exposed to vapor deposition conditions to deposit a cobalt film with a selectivity greater than or equal to about 50:1 on the copper surface relative to the dielectric surface, deposition conditions comprising a thermal CVD process using cyclopentadienyl cobalt bis(carbonyl) and hydrogen at a temperature in the range of about 200° C.
- the substrate is exposed to vapor deposition conditions to deposit a tungsten film with a selectivity of greater than or equal to about 50:1 on the cobalt film relative to the dielectric surface, the deposition conditions comprising a thermal CVD process using WF 6 /H 2 at a temperature in the range of about 200° C. to about 350° C.
- FIG. 1 shows a cluster tool in accordance with one or more embodiments of the disclosure
- FIG. 2 shows a process flow diagram of a process in accordance with one or more embodiments of the disclosure
- FIGS. 3A-3B show a schematic cross-sectional view of a substrate with two capping layers deposited on a copper surface in accordance with one or more embodiments of the disclosure.
- FIG. 4 is Transmission Electron Microscope (TEM) images of portion of a substrate after formation of tungsten capping layer where there is a 40 ⁇ layer of tungsten on a 20 ⁇ layer of cobalt, which is on a copper surface.
- TEM Transmission Electron Microscope
- Embodiments of the disclosure provide methods to selective capping a copper surface on a substrate using a cluster tool.
- the methods involve exposing the copper surface to a cobalt precursor gas and a tungsten precursor gas, each in a separate chamber.
- the resulting capping layers may be a tungsten film on top of a cobalt film, which is on top of the copper surface; or they may be a cobalt film on top of a tungsten film, which is on top of the copper surface.
- substrate and “wafer” are used interchangeably, both referring to a surface, or portion of a surface, upon which a process acts. It will also be understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate, unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon.
- a “substrate” as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process.
- a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, silicon nitride, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application.
- Substrates include, without limitation, semiconductor wafers. Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal and/or bake the substrate surface.
- any of the film processing steps disclosed may also be performed on an underlayer formed on the substrate as disclosed in more detail below, and the term “substrate surface” is intended to include such underlayer as the context indicates.
- the exposed surface of the newly deposited film/layer becomes the substrate surface.
- What a given substrate surface comprises will depend on what films are to be deposited, as well as the particular chemistry used.
- the first substrate surface will comprise a metal
- the second substrate surface will comprise a dielectric, or vice versa.
- a substrate surface may comprise certain functionality (e.g., —OH, —NH, etc.).
- reactive gas As used in this specification and the appended claims, the terms “reactive gas”, “precursor”, “reactant”, and the like, are used interchangeably to mean a gas that includes a species which is reactive with a substrate surface.
- a first “reactive gas” may simply adsorb onto the surface of a substrate and be available for further chemical reaction with a second reactive gas.
- Embodiments of the disclosure provide methods of selectively forming a capping layer over a dielectric surface.
- the term “selectively forming” a film on one surface over another surface, and the like means that a first amount of the film is deposited on the first surface and a second amount of film is deposited on the second surface, where the second amount of film is less than the first amount of film or none.
- the term “over” used in this regard does not imply a physical orientation of one surface on top of another surface, rather a relationship of the thermodynamic or kinetic properties of the chemical reaction with one surface relative to the other surface.
- selectively depositing a cobalt film onto a copper surface over a dielectric surface means that the cobalt film deposits on the copper surface and less or no cobalt film deposits on the dielectric surface; or that the formation of the cobalt film on the copper surface is thermodynamically or kinetically favorable relative to the formation of a cobalt film on the dielectric surface.
- the film can be selectively deposited onto a first surface relative to a second surface means that deposition on the first surface is favorable relative to the deposition on the second surface.
- FIG. 1 shows a schematic diagram of an illustrative multiple chamber semiconductor processing tool, also referred to as a cluster tool or multi-cluster tool.
- the cluster tool 100 comprises a plurality of processing chambers 102 , 104 , 106 , 108 , 110 , 112 , 114 , 116 , 118 .
- the various processing chambers can be any suitable chamber including, but not limited to, a pre-clean or passivation chamber, a pre-treatment chamber, a vapor deposition chamber, a buffer chamber, transfer space(s), a wafer orienter/degas chamber, a cooldown chamber, and a transfer chamber.
- the particular arrangement of process chambers and components can be varied depending on the cluster tool and should not be taken as limiting the scope of the disclosure.
- a factory interface 150 is connected to a front of the cluster tool 100 .
- the factory interface 150 includes a loading chamber 154 and an unloading chamber 156 on a front 151 of the factory interface 150 . While the loading chamber 154 is shown on the left and the unloading chamber 156 is shown on the right, those skilled in the art will understand that this is merely representative of one possible configuration.
- the size and shape of the loading chamber 154 and unloading chamber 156 can vary depending on, for example, the substrates being processed in the cluster tool 100 .
- the loading chamber 154 and unloading chamber 156 are sized to hold a wafer cassette with a plurality of wafers positioned within the cassette.
- a robot 152 is within the factory interface 150 and can move between the loading chamber 154 and the unloading chamber 156 .
- the robot 152 is capable of transferring a wafer from a cassette in the loading chamber 154 through the factory interface 150 to load lock chamber 160 .
- the robot 152 is also capable of transferring a wafer from the load lock chamber 162 through the factory interface 150 to a cassette in the unloading chamber 156 .
- the factory interface 150 can have more than one robot 152 .
- the factory interface 150 may have a first robot that transfers wafers between the loading chamber 154 and load lock chamber 160 , and a second robot that transfers wafers between the load lock 162 and the unloading chamber 156 .
- the cluster tool 100 shown has a first section 120 and a second section 130 .
- the first section 120 is connected to the factory interface 150 through load lock chambers 160 , 162 .
- the first section 120 includes a first transfer chamber 121 with at least one robot 125 positioned therein.
- the robot 125 is also referred to as a robotic wafer transport mechanism.
- the first transfer chamber 121 is centrally located with respect to the load lock chambers 160 , 162 , process chambers 102 , 104 , 116 , 118 and buffer chambers 122 , 124 .
- the robot 125 of some embodiments is a multi-arm robot capable of independently moving more than one wafer at a time.
- the first transfer chamber 121 comprises more than one robotic wafer transfer mechanism.
- the robot 125 in first transfer chamber 121 is configured to move wafers between the chambers around the first transfer chamber 121 . Individual wafers are carried upon a wafer transport blade that is located at a distal end of the first robotic mechanism
- the wafer After processing a wafer in the first section 120 , the wafer can be passed to the second section 130 through a pass-through chamber.
- chambers 122 , 124 can be uni-directional or bi-directional pass-through chambers.
- the pass-through chambers 122 , 124 can be used, for example, to pre-clean or preheat the wafer before processing in the second section 130 , or allow wafer cooling or post-processing before moving back to the first section 120 .
- the cluster tool 100 may comprise a body 103 with a first section 120 and a second section 130 .
- the first section 120 includes a first central transfer chamber 121 and a first plurality of processing chambers 102 , 104 , 116 , 118 .
- Each of the first plurality of processing chambers is connected to the first central transfer chamber 121 and is accessible by a first robot 125 located in the first central transfer chamber 121 .
- the second section 130 includes a second central transfer chamber 131 and a second plurality of processing chambers 106 , 108 , 110 , 112 , 114 .
- Each of the second plurality of processing chambers is connected to the second central transfer chamber 131 and is accessible by a second robot 135 located in the second central transfer chamber 131 .
- a system controller 190 is in communication with the first robot 125 , second robot 135 , first plurality of processing chambers 102 , 104 , 116 , 118 and second plurality of processing chambers 106 , 108 , 110 , 112 , 114 .
- the system controller 190 can be any suitable component that can control the processing chambers and robots.
- the system controller 190 can be a computer including a central processing unit, memory, suitable circuits and storage.
- FIG. 2 shows a process flow diagram a process 200 in accordance with one or more embodiments of the disclosure.
- a substrate 300 containing dielectric layer 304 disposed over underlayer 302 comprising a copper surface 314 of a copper interconnect 308 and a dielectric surface 310 is provided for processing at 210 .
- the term “provided” means that the substrate is placed into a position or environment for further processing.
- Dielectric layer 304 contains a dielectric material, such as a low-k dielectric material.
- dielectric layer 304 contains a low-k dielectric material, such as a silicon carbide oxide material or a carbon doped silicon oxide material, for example, BLACK DIAMOND® II low-k dielectric material, available from Applied Materials, Inc., located in Santa Clara, Calif.
- Barrier layer 306 may be conformally deposited into the aperture within dielectric layer 304 .
- Barrier layer 306 may be formed or deposited by a PVD process, an ALD, or a CVD process, and may have a thickness within a range from about 5 ⁇ to about 50 ⁇ , preferably, from about 10 ⁇ to about 30 ⁇ .
- Barrier layer 306 may contain titanium, titanium nitride, tantalum, tantalum nitride, tungsten, tungsten nitride, derivatives thereof, or combinations thereof.
- barrier layer 306 may contain a tantalum/tantalum nitride bilayer or titanium/titanium nitride bilayer.
- barrier layer 306 contains tantalum nitride and metallic tantalum layers deposited by PVD processes.
- the copper surface and the dielectric surface are substantially coplanar.
- substantially coplanar means that the major planes formed by individual surface are within about the same plane.
- substantially coplanar means that the plane formed by the first surface is within ⁇ 100 ⁇ m of the plane formed by the second surface, measured at the boundary between the first surface and the second surface.
- the planes formed by the first surface and the second surface are within ⁇ 500 ⁇ m, ⁇ 400 ⁇ m, ⁇ 300 ⁇ m, ⁇ 200 ⁇ m, ⁇ 100 ⁇ m, ⁇ 50 ⁇ m, ⁇ 10 ⁇ m, ⁇ 5 ⁇ m, ⁇ 1 ⁇ m, ⁇ 500 nm, ⁇ 250 nm, ⁇ 100 nm, ⁇ 50 nm, ⁇ 10 nm, ⁇ 1 nm or ⁇ 0.1 nm.
- the substrate 300 has been subjected to a chemical-mechanical planarization (CMP) process at 205 .
- CMP chemical-mechanical planarization
- a CMP process may cause the surfaces to become oxidized, contaminated or damaged. The oxidation, contamination or damage to the surface can result in the loss in selectivity.
- the surface of the substrate, including the copper surface and the dielectric surface may have a root-mean-square (RMS) roughness less than or equal to about 100 nm, 50 nm, 10 nm, 1 nm, 0.5 nm or 0.1 nm.
- RMS root-mean-square
- the substrate surfaces may optionally be exposed to a pre-treatment process in order to remove contaminants therefrom.
- Copper surface 314 is exposed once contaminants are treated or removed from the copper interconnect 308 .
- Copper oxides may be chemically reduced by exposing substrate 300 to a reducing agent.
- the pre-treatment process exposes substrate 300 to the reducing agent during a thermal process or a plasma process.
- the reducing agent may have a liquid state, a gas state, a plasma state, or combinations thereof.
- Reducing agent that are useful during the pre-treatment process include hydrogen (e.g., H 2 or atomic-H), ammonia (NH 3 ), a hydrogen and ammonia mixture (H 2 /NH 3 ), atomic-N, hydrazine (N 2 H 4 ), alcohols (e.g., methanol, ethanol, or propanol), derivatives thereof, plasmas thereof, or combinations thereof.
- Substrate 200 may be exposed to a plasma formed in situ or remotely during the pre-treatment process.
- substrate 300 is exposed to a thermal pre-treatment process to remove contaminants from a copper interconnect 308 while forming a metallic copper surface 314 .
- Substrate 300 may be positioned within a pre-treatment processing chamber, exposed to a reducing agent, and heated to a temperature within a range from about 200° C. to about 800° C., preferably, from about 250° C. to about 600° C., and more preferably, from about 300° C. to about 500° C.
- Substrate 300 may be heated for a time period within a range from about 2 minutes to about 20 minutes, preferably, from about 5 minutes to about 15 minutes.
- substrate 300 may be heated to about 500° C. in a processing chamber containing a hydrogen atmosphere for about 12 minutes.
- substrate 300 is exposed to a plasma pre-treatment process to remove contaminants from a copper interconnect 308 while forming a metallic copper surface 314 .
- Substrate 300 may be positioned within a pre-treatment processing chamber, exposed to a reducing agent, and heated to a temperature within a range from about 100° C. to about 400° C., preferably, from about 125° C. to about 350° C., and more preferably, from about 150° C. to about 300° C., such as about 200° C. or about 250° C.
- the processing chamber may produce an in situ plasma or be equipped with a remote plasma source (RPS).
- RPS remote plasma source
- substrate 300 may be exposed to the plasma (e.g., in situ or remotely) for a time period within a range from about 2 seconds to about 60 seconds, preferably, from about 3 seconds to about 30 seconds, preferably, from about 5 seconds to about 15 seconds, such as about 10 seconds.
- the plasma may be produced at a power within the range from about 200 watts to about 1,000 watts, preferably, from about 400 watts to about 800 watts.
- substrate 200 may be exposed to hydrogen gas while a plasma is generated at 400 watts for about 10 seconds at about 5 Torr.
- substrate 200 may be exposed to ammonia gas while a plasma is generated at 800 watts for about 20 seconds at about 5 Torr.
- substrate 200 may be exposed to a hydrogen and ammonia gaseous mixture while a plasma is generated at 400 watts for about 15 seconds at about 5 Torr.
- the substrate may be exposed to a pre-cleaning or passivation process 230 .
- pre-clean means prior to deposition of the metal film on the surface without additional intervening processing steps (e.g., deposition, annealing, polishing).
- the pre-clean process may comprise exposing the substrate to a pre-clean plasma, which may comprise or consist essentially of one or more of argon or hydrogen.
- a pre-clean plasma which may comprise or consist essentially of one or more of argon or hydrogen.
- the term “consists essentially of” means than the active plasma species is greater than or equal to about 95 atomic % of the stated component.
- the pre-clean plasma is greater than or equal to about 96, 97, 98 or 99 atomic percent of the stated component.
- the conditions of the pre-clean plasma can be modified depending on the specific surfaces being cleaning.
- the pressure of the pre-clean plasma in some embodiments is in the range of about 10 mTorr to about 1 Torr.
- the temperature of the pre-clean plasma of some embodiments is about room temperature (in the range of about 20° C. to about 25° C.).
- the pre-clean plasma includes a bias component applied to the substrate to cause more directionality to the plasma species.
- a bias of 2 MHz applied to the wafer (or pedestal or wafer support) may improve the selectivity of the metal film deposition by decreasing the amount of lateral film deposition.
- a first metal film 316 is deposited selectively on the copper surface 314 relative to the dielectric surface 310 in a first vapor deposition chamber. In some embodiments, substantially none of the first metal film 316 deposits on the dielectric surface 310 . As used in this regard, “substantially none” means that less than about 5%, 4%, 3%, 2% or 1% of the metal film is deposited on the second surface, as a total weight of the metal film.
- the first metal film 316 may be a continuous layer or a discontinuous layer across copper surface 314 , but is a continuous layer after multiple deposition cycles.
- Deposition of the first metal film by exposing the substrate to a first precursor gas may be repeated at needed 242 until a desired thickness is achieved.
- the first metal film 316 may be deposited having a thickness within a range from about 1 ⁇ to about 10 ⁇ , preferably, from about 2 ⁇ to about 8 ⁇ , more preferably, from about 4 ⁇ to about 6 ⁇ .
- a second metal film 318 is deposited selectively on the first metal film 316 relative to the dielectric surface 310 in a second vapor deposition chamber, which is separate from the first vapor deposition chamber. In some embodiments, substantially none of the second metal film 318 deposits on the dielectric surface 310 .
- the second metal film 318 may be a continuous layer or a discontinuous layer across the first metal film 316 , but is a continuous layer after multiple deposition cycles. Deposition of the second metal film by exposing the substrate to a second precursor gas may be repeated at needed 252 until a desired thickness is achieved.
- the second metal film 318 may be deposited having a thickness within a range from about 1 ⁇ to about 10 ⁇ , preferably, from about 2 ⁇ to about 8 ⁇ , more preferably, from about 4 ⁇ to about 6 ⁇ .
- a dielectric layer 320 is deposited on the substrate.
- the first metal film 316 deposited may comprise either cobalt or tungsten, and as will be discussed below, the second metal film 318 is the other of cobalt or tungsten.
- the first metal film 316 may comprise or consist essentially of cobalt and the second metal film 318 may comprise or consist essentially of tungsten.
- the first metal film 316 may comprise or consist essentially of tungsten and the second metal film 318 may comprise or consist essentially of cobalt.
- the term “consists essentially of” means that the metal film is greater than or equal to about 95 atomic percent of the specified component. In some embodiments, the metal film is greater than about 96, 97, 98 or 99 atomic percent of the specified component. It is understood that the cobalt film may have tungsten therein and that the tungsten film may have cobalt therein.
- the tungsten can be deposited by a chemical vapor deposition (CVD) process using a suitable tungsten precursor and reactant.
- Suitable tungsten precursors include, but are not limited to, tungsten halides, organic tungsten and organometallic tungsten complexes.
- the tungsten precursor comprises WF 6 and the reactant comprises H 2 .
- the CVD process occurs at a temperature in the range of about 200° C. to 350° C., and all ranges and subranges therebetween.
- the CVD process is a thermal process which occurs without plasma enhancement.
- the cobalt may be deposited by thermal decomposition of a cobalt containing precursor carried by an inert gas.
- a reducing gas may be co-flowed or alternately pulsed into the processing chamber along with the cobalt precursor.
- the substrate may be heated to a temperature within a range from about 50° C. to about 600° C., preferably, from about 100° C. to about 500° C., and more preferably, from about 200° C. to about 400° C., and all ranges and subranges therebetween.
- the cobalt film may be deposited by exposing the substrate to a cobalt-containing precursor gas in an ALD or CVD process.
- the cobalt precursor gas contains a cobalt precursor which has the general chemical formula (CO) x Co y L z , wherein X is 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, or 12; Y is 1, 2, 3, 4, or 5; Z is 1, 2, 3, 4, 5, 6, 7, or 8; and L is a ligand independently selected from cyclopentadienyl, alkylcyclopentadienyl, methylcyclopentadienyl, pentamethylcyclopentadienyl, pentadienyl, alkylpentadienyl, cyclobutadienyl, butadienyl, allyl, ethylene, propylene, alkenes, dialkenes, alkynes, nitrosyl, ammonia, derivatives thereof, or combinations thereof.
- CO general chemical formula
- the cobalt precursor gas may contain a cobalt precursor selected from the group consisting of tricarbonyl allyl cobalt, cyclopentadienyl cobalt bis(carbonyl), methylcyclopentadienyl cobalt bis(carbonyl), ethylcyclopentadienyl cobalt bis(carbonyl), pentamethylcyclopentadienyl cobalt bis(carbonyl), dicobalt octa(carbonyl), nitrosyl cobalt tris(carbonyl), bis(cyclopentadienyl) cobalt, (cyclopentadienyl) cobalt (cyclohexadienyl), cyclopentadienyl cobalt (1,3-hexadienyl), (cyclobutadienyl) cobalt (cyclopentadienyl), bis(methylcyclopentadienyl) cobalt, (cyclopentadienyl) co
- the substrate is subjected to processing prior to and/or after forming the capping layers.
- This processing can be performed in the same chamber or in one or more separate processing chambers.
- the substrate is moved from the first chamber to a separate, second chamber for further processing.
- the substrate can be moved directly from the first chamber to the separate processing chamber, or the substrate can be moved from the first chamber to one or more transfer chambers, and then moved to the separate processing chamber.
- the processing apparatus may comprise multiple chambers in communication with a transfer station.
- An apparatus of this sort may be referred to as a “cluster tool” or “clustered system”, and the like, an example of which is provided in FIG. 1 .
- a cluster tool is a modular system comprising multiple chambers which perform various functions including substrate center-finding and orientation, degassing, annealing, deposition and/or etching.
- a cluster tool includes at least a first chamber and a central transfer chamber.
- the central transfer chamber may house a robot that can shuttle substrates between and among processing chambers and load lock chambers.
- the transfer chamber is typically maintained at a vacuum condition and provides an intermediate stage for shuttling substrates from one chamber to another and/or to a load lock chamber positioned at a front end of the cluster tool.
- Cluster tools which may be adapted for the present disclosure are the Producer®, Centura® and the Endura®, all available from Applied Materials, Inc., of Santa Clara, Calif.
- processing chambers which may be used include, but are not limited to, cyclical layer deposition (CLD), atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etch, pre-clean, chemical clean, thermal treatment such as RTP, plasma nitridation, degas, orientation, hydroxylation and other substrate processes.
- CLD cyclical layer deposition
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- etch pre-clean
- thermal treatment such as RTP, plasma nitridation, degas, orientation, hydroxylation and other substrate processes.
- the substrate is continuously under vacuum or “load lock” conditions, and is not exposed to ambient air when being moved from one chamber to the next.
- the transfer chambers are thus under vacuum and are “pumped down” under vacuum pressure.
- Inert gases may be present in the processing chambers or the transfer chambers.
- an inert gas is used as a purge gas to remove some or all of the reactants after forming the layer on the surface of the substrate.
- a purge gas is injected at the exit of the deposition chamber to prevent reactants from moving from the deposition chamber to the transfer chamber and/or additional processing chamber. Thus, the flow of inert gas forms a curtain at the exit of the chamber.
- the substrate can be heated or cooled.
- heating or cooling can be accomplished by any suitable means including, but not limited to, changing the temperature of the substrate support (e.g., susceptor) and flowing heated or cooled gases to the substrate surface.
- the substrate support includes a heater/cooler which can be controlled to change the substrate temperature conductively.
- the gases either reactive gases or inert gases
- a heater/cooler is positioned within the chamber adjacent the substrate surface to convectively change the substrate temperature.
- the substrate can also be stationary or rotated during processing.
- a rotating substrate can be rotated continuously or in discreet steps.
- a substrate may be rotated throughout the entire process, or the substrate can be rotated by a small amount between exposures to different reactive or purge gases.
- Rotating the substrate during processing may help produce a more uniform deposition or etch by minimizing the effect of, for example, local variability in gas flow geometries.
- tungsten was selectively deposited onto various surfaces in a tungsten vapor processing chamber at 300° C., 10 T, 50 sccm WF 6 , and 8,000 sccm H 2 .
- the following table provides the selective W thickness at constant conditions.
- FIG. 4 is Transmission Electron Microscope (TEM) images of portion of a substrate after formation of tungsten capping layer where there is a 40 ⁇ layer of tungsten on a 20 ⁇ layer of cobalt, which is on a copper surface.
- TEM Transmission Electron Microscope
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Chemical Vapour Deposition (AREA)
Abstract
Description
- Embodiments of the disclosure generally relate to methods of selectively depositing one or more capping layers. More particularly, embodiments of the disclosure are directed to methods of selectively depositing both cobalt and tungsten films each in a separate chamber onto a copper surface.
- Copper is used in multilevel metallization processes in semiconductor device manufacturing. Multilevel interconnects that drive the manufacturing processes utilize planarization of high aspect ratio apertures including contacts, vias, lines, and other features. Filling the features without creating voids or deforming the feature geometry is more difficult when the features have higher aspect ratios. Reliable formation of interconnects is also more difficult as manufacturers strive to increase circuit density and quality.
- Several processing methods have been developed to manufacture copper interconnects as feature sizes have decreased. Each processing method may increase the likelihood of errors such as copper diffusion across boundary regions, copper crystalline structure deformation, and dewetting. Physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), chemical mechanical polishing (CMP), electrochemical plating (ECP), electrochemical mechanical polishing (ECMP), and other methods of depositing and removing copper layers utilize mechanical, electrical, or chemical methods to manipulate the copper that forms the interconnects. Barrier and capping layers may be deposited to contain the copper. Improving boundary regions between copper and dielectric material is an ongoing goal.
- Selective cobalt capping (US20090269507) improved electromigration (EM) performance by inserting the adhesion enhanced cobalt between copper and dielectric barrier/etch stop layers such as SiCN/SiN/SiOC/AlN. There is a continuing need to block copper diffusion paths.
- As node sizes are reduced to 5 nm, capping thicknesses need to be correspondingly thinner (e.g., ˜1-2 nm) and remain continuous while still providing capping properties. There is a need to provide such capping layers.
- One or more embodiments of the disclosure are directed to methods of capping a copper surface on a substrate. The substrate is positioned within a pre-treatment processing chamber, wherein the substrate comprises a copper oxide surface and a dielectric surface. The substrate is exposed within the pre-treatment processing chamber to a reducing agent to remove contaminants while forming a metallic copper surface during a pre-treatment process. The substrate is moved to a first vapor deposition processing chamber and exposing the substrate to a first precursor gas comprising one of cobalt or tungsten to selectively form a first capping layer over the metallic copper surface while leaving exposed the dielectric surface during a vapor deposition process. The substrate is moved to a second vapor deposition processing chamber and exposing the substrate to a second precursor gas comprising the other of cobalt or tungsten to selectively form a second capping layer over the first capping layer while leaving exposed the dielectric surface during a vapor deposition process.
- Additional embodiments of the disclosure are directed to methods of capping a copper surface on a substrate. The substrate is positioned within a pre-treatment processing chamber, wherein the substrate comprises a copper oxide surface and a dielectric surface. The substrate is exposed within the pre-treatment processing chamber to a reducing agent to remove contaminants while forming a metallic copper surface during a pre-treatment process. The substrate is moved to a cobalt vapor deposition processing chamber and exposing the substrate to a cobalt-containing precursor gas to selectively form a cobalt capping film having a selectivity greater than or equal to about 50:1 over the metallic copper surface while leaving exposed the dielectric surface during a vapor deposition process. The substrate is then moved to a tungsten vapor deposition processing chamber and exposing the substrate to a tungsten-containing precursor gas to selectively form a tungsten capping film having a selectivity greater than or equal to about 50:1 over the metallic copper surface either above or below the cobalt capping film while leaving exposed the dielectric surface during a vapor deposition process. The substrate is moved to a third vapor deposition processing chamber and depositing a dielectric barrier layer over the tungsten capping film and the dielectric surface. A combined thickness of the cobalt and tungsten capping films is in the range of about 2 Å to about 60 Å.
- Further embodiments of the disclosure are directed to methods of capping a copper surface on a substrate. A substrate having a copper surface and a dielectric surface is provided, the copper surface and the dielectric surface being substantially coplanar. Optionally the substrate is pre-treated and/or passivated to form a pre-cleaned and/or passivated substrate. In a chamber separate from the pre-treating and/or passivating, the substrate is exposed to vapor deposition conditions to deposit a cobalt film with a selectivity greater than or equal to about 50:1 on the copper surface relative to the dielectric surface, deposition conditions comprising a thermal CVD process using cyclopentadienyl cobalt bis(carbonyl) and hydrogen at a temperature in the range of about 200° C. to 400° C. In a chamber separate from deposition of the cobalt film, the substrate is exposed to vapor deposition conditions to deposit a tungsten film with a selectivity of greater than or equal to about 50:1 on the cobalt film relative to the dielectric surface, the deposition conditions comprising a thermal CVD process using WF6/H2 at a temperature in the range of about 200° C. to about 350° C.
- So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
-
FIG. 1 shows a cluster tool in accordance with one or more embodiments of the disclosure; -
FIG. 2 shows a process flow diagram of a process in accordance with one or more embodiments of the disclosure; -
FIGS. 3A-3B show a schematic cross-sectional view of a substrate with two capping layers deposited on a copper surface in accordance with one or more embodiments of the disclosure; and -
FIG. 4 is Transmission Electron Microscope (TEM) images of portion of a substrate after formation of tungsten capping layer where there is a 40 Å layer of tungsten on a 20 Å layer of cobalt, which is on a copper surface. - Before describing several exemplary embodiments of the disclosure, it is to be understood that the disclosure is not limited to the details of construction or process steps set forth in the following description. The disclosure is capable of other embodiments and of being practiced or being carried out in various ways.
- Embodiments of the disclosure provide methods to selective capping a copper surface on a substrate using a cluster tool. The methods involve exposing the copper surface to a cobalt precursor gas and a tungsten precursor gas, each in a separate chamber. The resulting capping layers may be a tungsten film on top of a cobalt film, which is on top of the copper surface; or they may be a cobalt film on top of a tungsten film, which is on top of the copper surface.
- As used in this specification and the appended claims, the term “substrate” and “wafer” are used interchangeably, both referring to a surface, or portion of a surface, upon which a process acts. It will also be understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate, unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon.
- A “substrate” as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process. For example, a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, silicon nitride, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application. Substrates include, without limitation, semiconductor wafers. Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal and/or bake the substrate surface. In addition to film processing directly on the surface of the substrate itself, in the present disclosure, any of the film processing steps disclosed may also be performed on an underlayer formed on the substrate as disclosed in more detail below, and the term “substrate surface” is intended to include such underlayer as the context indicates. Thus for example, where a film/layer or partial film/layer has been deposited onto a substrate surface, the exposed surface of the newly deposited film/layer becomes the substrate surface. What a given substrate surface comprises will depend on what films are to be deposited, as well as the particular chemistry used. In one or more embodiments, the first substrate surface will comprise a metal, and the second substrate surface will comprise a dielectric, or vice versa. In some embodiments, a substrate surface may comprise certain functionality (e.g., —OH, —NH, etc.).
- As used in this specification and the appended claims, the terms “reactive gas”, “precursor”, “reactant”, and the like, are used interchangeably to mean a gas that includes a species which is reactive with a substrate surface. For example, a first “reactive gas” may simply adsorb onto the surface of a substrate and be available for further chemical reaction with a second reactive gas.
- Embodiments of the disclosure provide methods of selectively forming a capping layer over a dielectric surface. As used in this specification and the appended claims, the term “selectively forming” a film on one surface over another surface, and the like, means that a first amount of the film is deposited on the first surface and a second amount of film is deposited on the second surface, where the second amount of film is less than the first amount of film or none. The term “over” used in this regard does not imply a physical orientation of one surface on top of another surface, rather a relationship of the thermodynamic or kinetic properties of the chemical reaction with one surface relative to the other surface. For example, selectively depositing a cobalt film onto a copper surface over a dielectric surface means that the cobalt film deposits on the copper surface and less or no cobalt film deposits on the dielectric surface; or that the formation of the cobalt film on the copper surface is thermodynamically or kinetically favorable relative to the formation of a cobalt film on the dielectric surface. Stated differently, the film can be selectively deposited onto a first surface relative to a second surface means that deposition on the first surface is favorable relative to the deposition on the second surface.
-
FIG. 1 shows a schematic diagram of an illustrative multiple chamber semiconductor processing tool, also referred to as a cluster tool or multi-cluster tool. Thecluster tool 100 comprises a plurality ofprocessing chambers - In the embodiment shown in
FIG. 1 , afactory interface 150 is connected to a front of thecluster tool 100. Thefactory interface 150 includes aloading chamber 154 and anunloading chamber 156 on a front 151 of thefactory interface 150. While theloading chamber 154 is shown on the left and theunloading chamber 156 is shown on the right, those skilled in the art will understand that this is merely representative of one possible configuration. - The size and shape of the
loading chamber 154 and unloadingchamber 156 can vary depending on, for example, the substrates being processed in thecluster tool 100. In the embodiment shown, theloading chamber 154 and unloadingchamber 156 are sized to hold a wafer cassette with a plurality of wafers positioned within the cassette. - A
robot 152 is within thefactory interface 150 and can move between theloading chamber 154 and theunloading chamber 156. Therobot 152 is capable of transferring a wafer from a cassette in theloading chamber 154 through thefactory interface 150 to loadlock chamber 160. Therobot 152 is also capable of transferring a wafer from theload lock chamber 162 through thefactory interface 150 to a cassette in theunloading chamber 156. As will be understood by those skilled in the art, thefactory interface 150 can have more than onerobot 152. For example, thefactory interface 150 may have a first robot that transfers wafers between theloading chamber 154 and loadlock chamber 160, and a second robot that transfers wafers between theload lock 162 and theunloading chamber 156. - The
cluster tool 100 shown has afirst section 120 and asecond section 130. Thefirst section 120 is connected to thefactory interface 150 throughload lock chambers first section 120 includes afirst transfer chamber 121 with at least onerobot 125 positioned therein. Therobot 125 is also referred to as a robotic wafer transport mechanism. Thefirst transfer chamber 121 is centrally located with respect to theload lock chambers process chambers buffer chambers robot 125 of some embodiments is a multi-arm robot capable of independently moving more than one wafer at a time. In some embodiments, thefirst transfer chamber 121 comprises more than one robotic wafer transfer mechanism. Therobot 125 infirst transfer chamber 121 is configured to move wafers between the chambers around thefirst transfer chamber 121. Individual wafers are carried upon a wafer transport blade that is located at a distal end of the first robotic mechanism. - After processing a wafer in the
first section 120, the wafer can be passed to thesecond section 130 through a pass-through chamber. For example,chambers chambers second section 130, or allow wafer cooling or post-processing before moving back to thefirst section 120. - The
cluster tool 100 may comprise abody 103 with afirst section 120 and asecond section 130. Thefirst section 120 includes a firstcentral transfer chamber 121 and a first plurality ofprocessing chambers central transfer chamber 121 and is accessible by afirst robot 125 located in the firstcentral transfer chamber 121. Thesecond section 130 includes a secondcentral transfer chamber 131 and a second plurality ofprocessing chambers central transfer chamber 131 and is accessible by asecond robot 135 located in the secondcentral transfer chamber 131. - A
system controller 190 is in communication with thefirst robot 125,second robot 135, first plurality ofprocessing chambers processing chambers system controller 190 can be any suitable component that can control the processing chambers and robots. For example, thesystem controller 190 can be a computer including a central processing unit, memory, suitable circuits and storage. - Embodiments of the disclosure are directed to methods of capping a copper surface utilizing different chambers of a cluster tool.
FIG. 2 shows a process flow diagram aprocess 200 in accordance with one or more embodiments of the disclosure. With reference toFIGS. 2 and 3A-3B , asubstrate 300 containingdielectric layer 304 disposed overunderlayer 302 comprising acopper surface 314 of acopper interconnect 308 and adielectric surface 310 is provided for processing at 210. As used in this regard, the term “provided” means that the substrate is placed into a position or environment for further processing. - Copper interconnects 308 are disposed within
dielectric layer 304 and are separated fromdielectric layer 304 bybarrier layer 306.Dielectric layer 304 contains a dielectric material, such as a low-k dielectric material. In one example,dielectric layer 304 contains a low-k dielectric material, such as a silicon carbide oxide material or a carbon doped silicon oxide material, for example, BLACK DIAMOND® II low-k dielectric material, available from Applied Materials, Inc., located in Santa Clara, Calif. -
Barrier layer 306 may be conformally deposited into the aperture withindielectric layer 304.Barrier layer 306 may be formed or deposited by a PVD process, an ALD, or a CVD process, and may have a thickness within a range from about 5 Å to about 50 Å, preferably, from about 10 Å to about 30 Å.Barrier layer 306 may contain titanium, titanium nitride, tantalum, tantalum nitride, tungsten, tungsten nitride, derivatives thereof, or combinations thereof. In some embodiments,barrier layer 306 may contain a tantalum/tantalum nitride bilayer or titanium/titanium nitride bilayer. In one example,barrier layer 306 contains tantalum nitride and metallic tantalum layers deposited by PVD processes. - In some embodiments, as shown in
FIGS. 3A-3B , the copper surface and the dielectric surface are substantially coplanar. Those skilled in the art will understand that substantially coplanar means that the major planes formed by individual surface are within about the same plane. As used in this regard, “substantially coplanar” means that the plane formed by the first surface is within ±100 μm of the plane formed by the second surface, measured at the boundary between the first surface and the second surface. In some embodiments, the planes formed by the first surface and the second surface are within ±500 μm, ±400 μm, ±300 μm, ±200 μm, ±100 μm, ±50 μm, ±10 μm, ±5 μm, ±1 μm, ±500 nm, ±250 nm, ±100 nm, ±50 nm, ±10 nm, ±1 nm or ±0.1 nm. - In some embodiments, the
substrate 300 has been subjected to a chemical-mechanical planarization (CMP) process at 205. A CMP process may cause the surfaces to become oxidized, contaminated or damaged. The oxidation, contamination or damage to the surface can result in the loss in selectivity. The surface of the substrate, including the copper surface and the dielectric surface, may have a root-mean-square (RMS) roughness less than or equal to about 100 nm, 50 nm, 10 nm, 1 nm, 0.5 nm or 0.1 nm. - At 220, the substrate surfaces may optionally be exposed to a pre-treatment process in order to remove contaminants therefrom.
Copper surface 314 is exposed once contaminants are treated or removed from thecopper interconnect 308. Copper oxides may be chemically reduced by exposingsubstrate 300 to a reducing agent. The pre-treatment process exposessubstrate 300 to the reducing agent during a thermal process or a plasma process. The reducing agent may have a liquid state, a gas state, a plasma state, or combinations thereof. Reducing agent that are useful during the pre-treatment process include hydrogen (e.g., H2 or atomic-H), ammonia (NH3), a hydrogen and ammonia mixture (H2/NH3), atomic-N, hydrazine (N2H4), alcohols (e.g., methanol, ethanol, or propanol), derivatives thereof, plasmas thereof, or combinations thereof.Substrate 200 may be exposed to a plasma formed in situ or remotely during the pre-treatment process. - In one embodiment,
substrate 300 is exposed to a thermal pre-treatment process to remove contaminants from acopper interconnect 308 while forming ametallic copper surface 314.Substrate 300 may be positioned within a pre-treatment processing chamber, exposed to a reducing agent, and heated to a temperature within a range from about 200° C. to about 800° C., preferably, from about 250° C. to about 600° C., and more preferably, from about 300° C. to about 500°C. Substrate 300 may be heated for a time period within a range from about 2 minutes to about 20 minutes, preferably, from about 5 minutes to about 15 minutes. For example,substrate 300 may be heated to about 500° C. in a processing chamber containing a hydrogen atmosphere for about 12 minutes. - In another embodiment,
substrate 300 is exposed to a plasma pre-treatment process to remove contaminants from acopper interconnect 308 while forming ametallic copper surface 314.Substrate 300 may be positioned within a pre-treatment processing chamber, exposed to a reducing agent, and heated to a temperature within a range from about 100° C. to about 400° C., preferably, from about 125° C. to about 350° C., and more preferably, from about 150° C. to about 300° C., such as about 200° C. or about 250° C. The processing chamber may produce an in situ plasma or be equipped with a remote plasma source (RPS). In one embodiment,substrate 300 may be exposed to the plasma (e.g., in situ or remotely) for a time period within a range from about 2 seconds to about 60 seconds, preferably, from about 3 seconds to about 30 seconds, preferably, from about 5 seconds to about 15 seconds, such as about 10 seconds. The plasma may be produced at a power within the range from about 200 watts to about 1,000 watts, preferably, from about 400 watts to about 800 watts. In one example,substrate 200 may be exposed to hydrogen gas while a plasma is generated at 400 watts for about 10 seconds at about 5 Torr. In another example,substrate 200 may be exposed to ammonia gas while a plasma is generated at 800 watts for about 20 seconds at about 5 Torr. In another example,substrate 200 may be exposed to a hydrogen and ammonia gaseous mixture while a plasma is generated at 400 watts for about 15 seconds at about 5 Torr. - After
pre-treatment 220, to increase the selectivity, the substrate may be exposed to a pre-cleaning orpassivation process 230. The term “pre-clean” means prior to deposition of the metal film on the surface without additional intervening processing steps (e.g., deposition, annealing, polishing). The pre-clean process may comprise exposing the substrate to a pre-clean plasma, which may comprise or consist essentially of one or more of argon or hydrogen. As used in this regard, the term “consists essentially of” means than the active plasma species is greater than or equal to about 95 atomic % of the stated component. In some embodiments, the pre-clean plasma is greater than or equal to about 96, 97, 98 or 99 atomic percent of the stated component. - The conditions of the pre-clean plasma can be modified depending on the specific surfaces being cleaning. The pressure of the pre-clean plasma in some embodiments is in the range of about 10 mTorr to about 1 Torr. The temperature of the pre-clean plasma of some embodiments is about room temperature (in the range of about 20° C. to about 25° C.).
- In some embodiments, the pre-clean plasma includes a bias component applied to the substrate to cause more directionality to the plasma species. For example a bias of 2 MHz applied to the wafer (or pedestal or wafer support) may improve the selectivity of the metal film deposition by decreasing the amount of lateral film deposition.
- At 240 to deposit a first capping layer, a
first metal film 316 is deposited selectively on thecopper surface 314 relative to thedielectric surface 310 in a first vapor deposition chamber. In some embodiments, substantially none of thefirst metal film 316 deposits on thedielectric surface 310. As used in this regard, “substantially none” means that less than about 5%, 4%, 3%, 2% or 1% of the metal film is deposited on the second surface, as a total weight of the metal film. Thefirst metal film 316 may be a continuous layer or a discontinuous layer acrosscopper surface 314, but is a continuous layer after multiple deposition cycles. Deposition of the first metal film by exposing the substrate to a first precursor gas may be repeated at needed 242 until a desired thickness is achieved. Thefirst metal film 316 may be deposited having a thickness within a range from about 1 Å to about 10 Å, preferably, from about 2 Å to about 8 Å, more preferably, from about 4 Å to about 6 Å. - At 250 to deposit a second capping layer, a
second metal film 318 is deposited selectively on thefirst metal film 316 relative to thedielectric surface 310 in a second vapor deposition chamber, which is separate from the first vapor deposition chamber. In some embodiments, substantially none of thesecond metal film 318 deposits on thedielectric surface 310. Thesecond metal film 318 may be a continuous layer or a discontinuous layer across thefirst metal film 316, but is a continuous layer after multiple deposition cycles. Deposition of the second metal film by exposing the substrate to a second precursor gas may be repeated at needed 252 until a desired thickness is achieved. Thesecond metal film 318 may be deposited having a thickness within a range from about 1 Å to about 10 Å, preferably, from about 2 Å to about 8 Å, more preferably, from about 4 Å to about 6 Å. - At 260, a
dielectric layer 320 is deposited on the substrate. - The
first metal film 316 deposited may comprise either cobalt or tungsten, and as will be discussed below, thesecond metal film 318 is the other of cobalt or tungsten. For example, thefirst metal film 316 may comprise or consist essentially of cobalt and thesecond metal film 318 may comprise or consist essentially of tungsten. Alternatively, thefirst metal film 316 may comprise or consist essentially of tungsten and thesecond metal film 318 may comprise or consist essentially of cobalt. - As used in this regard, the term “consists essentially of” means that the metal film is greater than or equal to about 95 atomic percent of the specified component. In some embodiments, the metal film is greater than about 96, 97, 98 or 99 atomic percent of the specified component. It is understood that the cobalt film may have tungsten therein and that the tungsten film may have cobalt therein.
- For formation of the tungsten film, the tungsten can be deposited by a chemical vapor deposition (CVD) process using a suitable tungsten precursor and reactant. Suitable tungsten precursors include, but are not limited to, tungsten halides, organic tungsten and organometallic tungsten complexes. In some embodiments, the tungsten precursor comprises WF6 and the reactant comprises H2. In some embodiments, the CVD process occurs at a temperature in the range of about 200° C. to 350° C., and all ranges and subranges therebetween. In one or more embodiments, the CVD process is a thermal process which occurs without plasma enhancement.
- For formation of the cobalt film, the cobalt may be deposited by thermal decomposition of a cobalt containing precursor carried by an inert gas. A reducing gas may be co-flowed or alternately pulsed into the processing chamber along with the cobalt precursor. The substrate may be heated to a temperature within a range from about 50° C. to about 600° C., preferably, from about 100° C. to about 500° C., and more preferably, from about 200° C. to about 400° C., and all ranges and subranges therebetween. Alternatively, the cobalt film may be deposited by exposing the substrate to a cobalt-containing precursor gas in an ALD or CVD process.
- The cobalt precursor gas contains a cobalt precursor which has the general chemical formula (CO)xCoyLz, wherein X is 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, or 12; Y is 1, 2, 3, 4, or 5; Z is 1, 2, 3, 4, 5, 6, 7, or 8; and L is a ligand independently selected from cyclopentadienyl, alkylcyclopentadienyl, methylcyclopentadienyl, pentamethylcyclopentadienyl, pentadienyl, alkylpentadienyl, cyclobutadienyl, butadienyl, allyl, ethylene, propylene, alkenes, dialkenes, alkynes, nitrosyl, ammonia, derivatives thereof, or combinations thereof. The cobalt precursor gas may contain a cobalt precursor selected from the group consisting of tricarbonyl allyl cobalt, cyclopentadienyl cobalt bis(carbonyl), methylcyclopentadienyl cobalt bis(carbonyl), ethylcyclopentadienyl cobalt bis(carbonyl), pentamethylcyclopentadienyl cobalt bis(carbonyl), dicobalt octa(carbonyl), nitrosyl cobalt tris(carbonyl), bis(cyclopentadienyl) cobalt, (cyclopentadienyl) cobalt (cyclohexadienyl), cyclopentadienyl cobalt (1,3-hexadienyl), (cyclobutadienyl) cobalt (cyclopentadienyl), bis(methylcyclopentadienyl) cobalt, (cyclopentadienyl) cobalt (5-methylcyclopentadienyl), bis(ethylene) cobalt (pentamethylcyclopentadienyl), derivatives thereof, complexes thereof, plasmas thereof, or combinations thereof. In one example, the cobalt precursor contains cyclopentadienyl cobalt bis(carbonyl).
- According to one or more embodiments, the substrate is subjected to processing prior to and/or after forming the capping layers. This processing can be performed in the same chamber or in one or more separate processing chambers. In some embodiments, the substrate is moved from the first chamber to a separate, second chamber for further processing. The substrate can be moved directly from the first chamber to the separate processing chamber, or the substrate can be moved from the first chamber to one or more transfer chambers, and then moved to the separate processing chamber. Accordingly, the processing apparatus may comprise multiple chambers in communication with a transfer station. An apparatus of this sort may be referred to as a “cluster tool” or “clustered system”, and the like, an example of which is provided in
FIG. 1 . - Generally, a cluster tool is a modular system comprising multiple chambers which perform various functions including substrate center-finding and orientation, degassing, annealing, deposition and/or etching. According to one or more embodiments, a cluster tool includes at least a first chamber and a central transfer chamber. The central transfer chamber may house a robot that can shuttle substrates between and among processing chambers and load lock chambers. The transfer chamber is typically maintained at a vacuum condition and provides an intermediate stage for shuttling substrates from one chamber to another and/or to a load lock chamber positioned at a front end of the cluster tool. Cluster tools which may be adapted for the present disclosure are the Producer®, Centura® and the Endura®, all available from Applied Materials, Inc., of Santa Clara, Calif. However, the exact arrangement and combination of chambers may be altered for purposes of performing specific steps of a process as described herein. Other processing chambers which may be used include, but are not limited to, cyclical layer deposition (CLD), atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etch, pre-clean, chemical clean, thermal treatment such as RTP, plasma nitridation, degas, orientation, hydroxylation and other substrate processes. By carrying out processes in a chamber on a cluster tool, surface contamination of the substrate with atmospheric impurities can be avoided without oxidation prior to depositing a subsequent film.
- According to one or more embodiments, the substrate is continuously under vacuum or “load lock” conditions, and is not exposed to ambient air when being moved from one chamber to the next. The transfer chambers are thus under vacuum and are “pumped down” under vacuum pressure. Inert gases may be present in the processing chambers or the transfer chambers. In some embodiments, an inert gas is used as a purge gas to remove some or all of the reactants after forming the layer on the surface of the substrate. According to one or more embodiments, a purge gas is injected at the exit of the deposition chamber to prevent reactants from moving from the deposition chamber to the transfer chamber and/or additional processing chamber. Thus, the flow of inert gas forms a curtain at the exit of the chamber.
- During processing, the substrate can be heated or cooled. Such heating or cooling can be accomplished by any suitable means including, but not limited to, changing the temperature of the substrate support (e.g., susceptor) and flowing heated or cooled gases to the substrate surface. In some embodiments, the substrate support includes a heater/cooler which can be controlled to change the substrate temperature conductively. In one or more embodiments, the gases (either reactive gases or inert gases) being employed are heated or cooled to locally change the substrate temperature. In some embodiments, a heater/cooler is positioned within the chamber adjacent the substrate surface to convectively change the substrate temperature.
- The substrate can also be stationary or rotated during processing. A rotating substrate can be rotated continuously or in discreet steps. For example, a substrate may be rotated throughout the entire process, or the substrate can be rotated by a small amount between exposures to different reactive or purge gases. Rotating the substrate during processing (either continuously or in steps) may help produce a more uniform deposition or etch by minimizing the effect of, for example, local variability in gas flow geometries.
- In a cluster tool, selectivity of tungsten was demonstrated. A pretreatment step was conducted in a pre-treatment processing chamber in a hydrogen soak for 5 minutes at 400° C. Using a WF6 precursor, tungsten was selectively deposited onto various surfaces in a tungsten vapor processing chamber at 300° C., 10 T, 50 sccm WF6, and 8,000 sccm H2. The following table provides the selective W thickness at constant conditions.
-
Surface Selective W Thickness, Å SiO2 1.00 APF 1.06 (amorphous carbon film) W 251.29 Co 131.03 Cu 37.65 - In a cluster tool, tungsten was selectively deposited in a layer having a thickness of 40 Å onto a 20 Å layer of cobalt, which was located on a metallic copper surface. A pretreatment step was conducted in a pre-treatment processing chamber in a hydrogen soak for 5 minutes at 400° C. Using a WF6 precursor, tungsten was selectively deposited onto the cobalt layer in a tungsten vapor processing chamber at 300° C., 10 T, 50 sccm WF6, and 8,000 sccm H2.
FIG. 4 is Transmission Electron Microscope (TEM) images of portion of a substrate after formation of tungsten capping layer where there is a 40 Å layer of tungsten on a 20 Å layer of cobalt, which is on a copper surface. - While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/800,784 US20180144973A1 (en) | 2016-11-01 | 2017-11-01 | Electromigration Improvement Using Tungsten For Selective Cobalt Deposition On Copper Surfaces |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662415852P | 2016-11-01 | 2016-11-01 | |
US15/800,784 US20180144973A1 (en) | 2016-11-01 | 2017-11-01 | Electromigration Improvement Using Tungsten For Selective Cobalt Deposition On Copper Surfaces |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180144973A1 true US20180144973A1 (en) | 2018-05-24 |
Family
ID=62147212
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/800,784 Abandoned US20180144973A1 (en) | 2016-11-01 | 2017-11-01 | Electromigration Improvement Using Tungsten For Selective Cobalt Deposition On Copper Surfaces |
Country Status (1)
Country | Link |
---|---|
US (1) | US20180144973A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170321320A1 (en) * | 2008-04-29 | 2017-11-09 | Applied Materials, Inc. | Selective cobalt deposition on copper surfaces |
CN112951729A (en) * | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Method for selectively forming target film on substrate |
US11043415B2 (en) | 2017-01-24 | 2021-06-22 | Applied Materials, Inc. | Enhanced cobalt agglomeration resistance and gap-fill performance by ruthenium doping |
US11171045B2 (en) | 2018-05-04 | 2021-11-09 | Applied Materials, Inc. | Deposition of metal films with tungsten liner |
US11221557B2 (en) | 2018-05-28 | 2022-01-11 | Tokyo Ohka Kogyo Co., Ltd. | Resist composition, method of forming resist pattern, compound, and acid generator |
US11256169B2 (en) | 2018-05-28 | 2022-02-22 | Tokyo Ohka Kogyo Co., Ltd. | Resist composition, and method of forming resist pattern |
US20230002888A1 (en) * | 2021-07-01 | 2023-01-05 | Applied Materials, Inc. | Method of depositing metal films |
US11709425B2 (en) | 2018-05-28 | 2023-07-25 | Tokyo Ohka Kogyo Co., Ltd. | Resist composition and method of forming resist pattern |
TWI873227B (en) | 2019-11-26 | 2025-02-21 | 荷蘭商Asm Ip私人控股有限公司 | Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
Citations (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5231054A (en) * | 1989-12-20 | 1993-07-27 | Fujitsu Limited | Method of forming conductive material selectively |
US5284799A (en) * | 1991-03-27 | 1994-02-08 | Sony Corporation | Method of making a metal plug |
US6342277B1 (en) * | 1996-08-16 | 2002-01-29 | Licensee For Microelectronics: Asm America, Inc. | Sequential chemical vapor deposition |
US20040046260A1 (en) * | 1998-11-17 | 2004-03-11 | Applied Materials, Inc. | Plasma treatment for copper oxide reduction |
US20050087871A1 (en) * | 2003-10-24 | 2005-04-28 | Kazuhide Abe | Wiring structure of semiconductor device and production method of the device |
US20050275005A1 (en) * | 2004-06-11 | 2005-12-15 | Seung-Man Choi | Metal-insulator-metal (MIM) capacitor and method of fabricating the same |
US20060108320A1 (en) * | 2004-11-22 | 2006-05-25 | Lazovsky David E | Molecular self-assembly in substrate processing |
US20080150138A1 (en) * | 2006-12-26 | 2008-06-26 | Lam Research Corporation | Process integration scheme to lower overall dielectric constant in BEoL interconnect structures |
US20080299758A1 (en) * | 2007-06-04 | 2008-12-04 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor device |
US20090269507A1 (en) * | 2008-04-29 | 2009-10-29 | Sang-Ho Yu | Selective cobalt deposition on copper surfaces |
US20090289334A1 (en) * | 2008-05-21 | 2009-11-26 | Willy Rachmady | Metal gate structure and method of manufacturing same |
US20100081276A1 (en) * | 2008-10-01 | 2010-04-01 | Tokyo Electron Limited | Method for forming cobalt tungsten cap layers |
US7830010B2 (en) * | 2008-04-03 | 2010-11-09 | International Business Machines Corporation | Surface treatment for selective metal cap applications |
US20110111533A1 (en) * | 2009-11-12 | 2011-05-12 | Bhadri Varadarajan | Uv and reducing treatment for k recovery and surface clean in semiconductor processing |
US20140264871A1 (en) * | 2013-03-14 | 2014-09-18 | Intermolecular, Inc. | Method to Increase Interconnect Reliability |
US20140349480A1 (en) * | 2013-05-24 | 2014-11-27 | Applied Materials, Inc. | Cobalt selectivity improvement in selective cobalt process sequence |
US20150069620A1 (en) * | 2013-09-09 | 2015-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd | Semiconductor Devices and Methods of Forming Same |
US20150194333A1 (en) * | 2014-01-06 | 2015-07-09 | Samsung Electronics Co., Ltd. | Methods of Forming Wiring Structures and Methods of Fabricating Semiconductor Devices |
US20150221542A1 (en) * | 2014-02-03 | 2015-08-06 | Lam Research Corporation | Methods and apparatus for selective deposition of cobalt in semiconductor processing |
US20150217330A1 (en) * | 2014-02-04 | 2015-08-06 | Asm Ip Holding B.V. | Selective deposition of metals, metal oxides, and dielectrics |
US20150380296A1 (en) * | 2014-06-25 | 2015-12-31 | Lam Research Corporation | Cleaning of carbon-based contaminants in metal interconnects for interconnect capping applications |
US20160133563A1 (en) * | 2014-11-07 | 2016-05-12 | Applied Materials, Inc. | Methods for thermally forming a selective cobalt layer |
US20160181200A1 (en) * | 2014-12-23 | 2016-06-23 | International Business Machines Corporation | Subtractive etch interconnects |
US20160247695A1 (en) * | 2015-02-23 | 2016-08-25 | Asm Ip Holding B.V. | Removal of surface passivation |
US20160247655A1 (en) * | 2013-10-21 | 2016-08-25 | Yxlon International Gmbh | Target and/or filament for an x-ray tube, x-ray tube, method for identifying a target and/or a filament and method for setting the characteristics of a target and/or a filament |
US20170092535A1 (en) * | 2015-09-29 | 2017-03-30 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device |
US20170092533A1 (en) * | 2015-09-29 | 2017-03-30 | Applied Materials, Inc. | Selective silicon dioxide deposition using phosphonic acid self assembled monolayers as nucleation inhibitor |
US20170125673A1 (en) * | 2015-10-29 | 2017-05-04 | Winbond Electronics Corp. | Resistive memory and method of fabricating the same |
US20170278746A1 (en) * | 2016-03-23 | 2017-09-28 | Samsung Electronics Co., Ltd. | Methods of manufacturing a semiconductor device |
US9816180B2 (en) * | 2015-02-03 | 2017-11-14 | Asm Ip Holding B.V. | Selective deposition |
US9859153B1 (en) * | 2016-11-14 | 2018-01-02 | Lam Research Corporation | Deposition of aluminum oxide etch stop layers |
US20180102280A1 (en) * | 2016-10-11 | 2018-04-12 | Samsung Electronics Co., Ltd. | Methods for Fabricating Semiconductor Devices Including Surface Treatment Processes |
US9947582B1 (en) * | 2017-06-02 | 2018-04-17 | Asm Ip Holding B.V. | Processes for preventing oxidation of metal thin films |
US20190109009A1 (en) * | 2017-10-05 | 2019-04-11 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US20190148224A1 (en) * | 2017-11-16 | 2019-05-16 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
US20190189508A1 (en) * | 2017-12-18 | 2019-06-20 | International Business Machines Corporation | Metallic interconnect structures with wrap around capping layers |
-
2017
- 2017-11-01 US US15/800,784 patent/US20180144973A1/en not_active Abandoned
Patent Citations (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5231054A (en) * | 1989-12-20 | 1993-07-27 | Fujitsu Limited | Method of forming conductive material selectively |
US5284799A (en) * | 1991-03-27 | 1994-02-08 | Sony Corporation | Method of making a metal plug |
US6342277B1 (en) * | 1996-08-16 | 2002-01-29 | Licensee For Microelectronics: Asm America, Inc. | Sequential chemical vapor deposition |
US20040046260A1 (en) * | 1998-11-17 | 2004-03-11 | Applied Materials, Inc. | Plasma treatment for copper oxide reduction |
US20050087871A1 (en) * | 2003-10-24 | 2005-04-28 | Kazuhide Abe | Wiring structure of semiconductor device and production method of the device |
US6969911B2 (en) * | 2003-10-24 | 2005-11-29 | Oki Electric Industry Co., Ltd. | Wiring structure of semiconductor device and production method of the device |
US20050275005A1 (en) * | 2004-06-11 | 2005-12-15 | Seung-Man Choi | Metal-insulator-metal (MIM) capacitor and method of fabricating the same |
US20060108320A1 (en) * | 2004-11-22 | 2006-05-25 | Lazovsky David E | Molecular self-assembly in substrate processing |
US20080150138A1 (en) * | 2006-12-26 | 2008-06-26 | Lam Research Corporation | Process integration scheme to lower overall dielectric constant in BEoL interconnect structures |
US20080299758A1 (en) * | 2007-06-04 | 2008-12-04 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor device |
US7830010B2 (en) * | 2008-04-03 | 2010-11-09 | International Business Machines Corporation | Surface treatment for selective metal cap applications |
US20090269507A1 (en) * | 2008-04-29 | 2009-10-29 | Sang-Ho Yu | Selective cobalt deposition on copper surfaces |
US20090289334A1 (en) * | 2008-05-21 | 2009-11-26 | Willy Rachmady | Metal gate structure and method of manufacturing same |
US20100081276A1 (en) * | 2008-10-01 | 2010-04-01 | Tokyo Electron Limited | Method for forming cobalt tungsten cap layers |
US7718527B2 (en) * | 2008-10-01 | 2010-05-18 | Tokyo Electron Limited | Method for forming cobalt tungsten cap layers |
US20110111533A1 (en) * | 2009-11-12 | 2011-05-12 | Bhadri Varadarajan | Uv and reducing treatment for k recovery and surface clean in semiconductor processing |
US20140264871A1 (en) * | 2013-03-14 | 2014-09-18 | Intermolecular, Inc. | Method to Increase Interconnect Reliability |
US20140349480A1 (en) * | 2013-05-24 | 2014-11-27 | Applied Materials, Inc. | Cobalt selectivity improvement in selective cobalt process sequence |
US20150069620A1 (en) * | 2013-09-09 | 2015-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd | Semiconductor Devices and Methods of Forming Same |
US20160247655A1 (en) * | 2013-10-21 | 2016-08-25 | Yxlon International Gmbh | Target and/or filament for an x-ray tube, x-ray tube, method for identifying a target and/or a filament and method for setting the characteristics of a target and/or a filament |
US20150194333A1 (en) * | 2014-01-06 | 2015-07-09 | Samsung Electronics Co., Ltd. | Methods of Forming Wiring Structures and Methods of Fabricating Semiconductor Devices |
US20150221542A1 (en) * | 2014-02-03 | 2015-08-06 | Lam Research Corporation | Methods and apparatus for selective deposition of cobalt in semiconductor processing |
US20150217330A1 (en) * | 2014-02-04 | 2015-08-06 | Asm Ip Holding B.V. | Selective deposition of metals, metal oxides, and dielectrics |
US20150380296A1 (en) * | 2014-06-25 | 2015-12-31 | Lam Research Corporation | Cleaning of carbon-based contaminants in metal interconnects for interconnect capping applications |
US20160133563A1 (en) * | 2014-11-07 | 2016-05-12 | Applied Materials, Inc. | Methods for thermally forming a selective cobalt layer |
US20160181200A1 (en) * | 2014-12-23 | 2016-06-23 | International Business Machines Corporation | Subtractive etch interconnects |
US9816180B2 (en) * | 2015-02-03 | 2017-11-14 | Asm Ip Holding B.V. | Selective deposition |
US20160247695A1 (en) * | 2015-02-23 | 2016-08-25 | Asm Ip Holding B.V. | Removal of surface passivation |
US20170092535A1 (en) * | 2015-09-29 | 2017-03-30 | Hitachi Kokusai Electric Inc. | Method of manufacturing semiconductor device |
US20170092533A1 (en) * | 2015-09-29 | 2017-03-30 | Applied Materials, Inc. | Selective silicon dioxide deposition using phosphonic acid self assembled monolayers as nucleation inhibitor |
US20170125673A1 (en) * | 2015-10-29 | 2017-05-04 | Winbond Electronics Corp. | Resistive memory and method of fabricating the same |
US20170278746A1 (en) * | 2016-03-23 | 2017-09-28 | Samsung Electronics Co., Ltd. | Methods of manufacturing a semiconductor device |
US20180102280A1 (en) * | 2016-10-11 | 2018-04-12 | Samsung Electronics Co., Ltd. | Methods for Fabricating Semiconductor Devices Including Surface Treatment Processes |
US9859153B1 (en) * | 2016-11-14 | 2018-01-02 | Lam Research Corporation | Deposition of aluminum oxide etch stop layers |
US9947582B1 (en) * | 2017-06-02 | 2018-04-17 | Asm Ip Holding B.V. | Processes for preventing oxidation of metal thin films |
US20190109009A1 (en) * | 2017-10-05 | 2019-04-11 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10403504B2 (en) * | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US20190148224A1 (en) * | 2017-11-16 | 2019-05-16 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
US20190189508A1 (en) * | 2017-12-18 | 2019-06-20 | International Business Machines Corporation | Metallic interconnect structures with wrap around capping layers |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170321320A1 (en) * | 2008-04-29 | 2017-11-09 | Applied Materials, Inc. | Selective cobalt deposition on copper surfaces |
US11384429B2 (en) * | 2008-04-29 | 2022-07-12 | Applied Materials, Inc. | Selective cobalt deposition on copper surfaces |
US11043415B2 (en) | 2017-01-24 | 2021-06-22 | Applied Materials, Inc. | Enhanced cobalt agglomeration resistance and gap-fill performance by ruthenium doping |
US11171045B2 (en) | 2018-05-04 | 2021-11-09 | Applied Materials, Inc. | Deposition of metal films with tungsten liner |
US11948836B2 (en) | 2018-05-04 | 2024-04-02 | Applied Materials, Inc. | Deposition of metal films with tungsten liner |
US11221557B2 (en) | 2018-05-28 | 2022-01-11 | Tokyo Ohka Kogyo Co., Ltd. | Resist composition, method of forming resist pattern, compound, and acid generator |
US11256169B2 (en) | 2018-05-28 | 2022-02-22 | Tokyo Ohka Kogyo Co., Ltd. | Resist composition, and method of forming resist pattern |
US11709425B2 (en) | 2018-05-28 | 2023-07-25 | Tokyo Ohka Kogyo Co., Ltd. | Resist composition and method of forming resist pattern |
CN112951729A (en) * | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Method for selectively forming target film on substrate |
US11450529B2 (en) * | 2019-11-26 | 2022-09-20 | Asm Ip Holding B.V. | Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
US11915929B2 (en) | 2019-11-26 | 2024-02-27 | Asm Ip Holding B.V. | Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
TWI873227B (en) | 2019-11-26 | 2025-02-21 | 荷蘭商Asm Ip私人控股有限公司 | Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
US20230002888A1 (en) * | 2021-07-01 | 2023-01-05 | Applied Materials, Inc. | Method of depositing metal films |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20180144973A1 (en) | Electromigration Improvement Using Tungsten For Selective Cobalt Deposition On Copper Surfaces | |
US8747960B2 (en) | Processes and systems for engineering a silicon-type surface for selective metal deposition to form a metal silicide | |
US8771804B2 (en) | Processes and systems for engineering a copper surface for selective metal deposition | |
US8241701B2 (en) | Processes and systems for engineering a barrier surface for copper deposition | |
KR102444065B1 (en) | Systems and methods for removing contamination from seed layer surface | |
JP5820870B2 (en) | Method and integrated system for conditioning a substrate surface for metal deposition | |
US10395916B2 (en) | In-situ pre-clean for selectivity improvement for selective deposition | |
KR20190101497A (en) | Enhanced cobalt resistance and gap filling performance by ruthenium doping | |
US11270911B2 (en) | Doping of metal barrier layers | |
US11587873B2 (en) | Binary metal liner layers | |
JP7465287B2 (en) | Low-k dielectrics with self-forming barrier layers | |
TWI609095B (en) | Methods for manganese nitride integration | |
US20240006235A1 (en) | Composite barrier layers | |
US20230070489A1 (en) | Doped tantalum-containing barrier films | |
US20240332075A1 (en) | Gradient metal liner for interconnect structures | |
US20240420996A1 (en) | Selective self-assembled monolayer (sam) removal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: APPLIED MATERIALS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YE, WEIFENG;LU, JIANG;CHEN, FENG F.;AND OTHERS;SIGNING DATES FROM 20180228 TO 20180302;REEL/FRAME:045115/0285 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |