US20170105311A1 - Electronic module with free-formed self-supported vertical interconnects - Google Patents
Electronic module with free-formed self-supported vertical interconnects Download PDFInfo
- Publication number
- US20170105311A1 US20170105311A1 US14/879,191 US201514879191A US2017105311A1 US 20170105311 A1 US20170105311 A1 US 20170105311A1 US 201514879191 A US201514879191 A US 201514879191A US 2017105311 A1 US2017105311 A1 US 2017105311A1
- Authority
- US
- United States
- Prior art keywords
- cover
- electronic component
- base
- free
- self
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims abstract description 122
- 238000000034 method Methods 0.000 claims abstract description 36
- 238000004519 manufacturing process Methods 0.000 claims abstract description 15
- 239000000654 additive Substances 0.000 claims abstract description 7
- 230000000996 additive effect Effects 0.000 claims abstract description 7
- 238000001816 cooling Methods 0.000 claims description 20
- 238000000151 deposition Methods 0.000 claims description 13
- 238000001125 extrusion Methods 0.000 claims description 6
- 238000013461 design Methods 0.000 abstract description 7
- 239000002585 base Substances 0.000 description 96
- 239000010410 layer Substances 0.000 description 9
- 230000008569 process Effects 0.000 description 7
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 230000001965 increasing effect Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 229910000881 Cu alloy Inorganic materials 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 238000007605 air drying Methods 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000004377 microelectronic Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000000110 selective laser sintering Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 238000007711 solidification Methods 0.000 description 2
- 230000008023 solidification Effects 0.000 description 2
- 238000007669 thermal treatment Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- WHXSMMKQMYFTQS-UHFFFAOYSA-N Lithium Chemical compound [Li] WHXSMMKQMYFTQS-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910001182 Mo alloy Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 229910052783 alkali metal Inorganic materials 0.000 description 1
- 150000001340 alkali metals Chemical class 0.000 description 1
- 229910052784 alkaline earth metal Inorganic materials 0.000 description 1
- 150000001342 alkaline earth metals Chemical class 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- DMFGNRRURHSENX-UHFFFAOYSA-N beryllium copper Chemical compound [Be].[Cu] DMFGNRRURHSENX-UHFFFAOYSA-N 0.000 description 1
- 239000002041 carbon nanotube Substances 0.000 description 1
- 229910021393 carbon nanotube Inorganic materials 0.000 description 1
- 239000002482 conductive additive Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- WUUZKBJEUBFVMV-UHFFFAOYSA-N copper molybdenum Chemical compound [Cu].[Mo] WUUZKBJEUBFVMV-UHFFFAOYSA-N 0.000 description 1
- SBYXRAKIOMOBFF-UHFFFAOYSA-N copper tungsten Chemical compound [Cu].[W] SBYXRAKIOMOBFF-UHFFFAOYSA-N 0.000 description 1
- 239000013536 elastomeric material Substances 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 229910021389 graphene Inorganic materials 0.000 description 1
- 229910002804 graphite Inorganic materials 0.000 description 1
- 239000010439 graphite Substances 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 239000011133 lead Substances 0.000 description 1
- 229910052744 lithium Inorganic materials 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000012811 non-conductive material Substances 0.000 description 1
- 238000013021 overheating Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 229910052761 rare earth metal Inorganic materials 0.000 description 1
- 150000002910 rare earth metals Chemical class 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000009974 thixotropic effect Effects 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
- H01L25/0652—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
-
- H05K13/0023—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/20009—Modifications to facilitate cooling, ventilating, or heating using a gaseous coolant in electronic enclosures
- H05K7/202—Air circulating in closed loop within enclosure wherein heat is removed through heat-exchangers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/71—Means for bonding not being attached to, or not being formed on, the surface to be connected
- H01L2224/72—Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73207—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/819—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector with the bump connector not providing any mechanical bonding
- H01L2224/81901—Pressing the bump connector against the bonding areas by means of another connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/9202—Forming additional connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92162—Sequential connecting processes the first connecting process involving a wire connector
- H01L2224/92163—Sequential connecting processes the first connecting process involving a wire connector the second connecting process involving a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/71—Means for bonding not being attached to, or not being formed on, the surface to be connected
- H01L24/72—Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
Definitions
- the present invention relates generally to electronic modules, and more particularly to RF modules having free-formed, self-supported electrical interconnects.
- Electronic modules such as radio frequency (RF) modules, contain electronic components, such as high-frequency chipsets, that may take up a considerable amount of space inside the module and may generate a significant amount of heat.
- RF modules in a planar phased array antenna architecture are typically mounted on a base substrate and the available area for integrating such modules is often constrained.
- cooling is applied through the bottom of the module via a thermal mass or a restricted cold plate, which may interfere with RF operation due to the cold plate or thermal mass being in the direct path of electrical signals on the planar phased array antenna.
- As electronic components for RF modules become increasingly complex, there is a need to improve the available surface area for mounting such components, as well as improve the flexibility in electronic module design, while also enhancing the cooling to such components without interfering with RF/DC operation.
- the present invention provides an electronic module, and method for making the electronic module, having free-formed, self-supported interconnect pillars that electrically connect electronic components on a cover substrate of the electronic module with electronic components on a base substrate of the electronic module.
- the free-formed, self-supported interconnect pillars may provide for improved compactness of the electronic module by establishing an electrical path to the electronic components on the cover substrate, thereby effectively increasing the available area for mounting such electronic components. More particularly, the free-formed, self-supported interconnect pillars may extend vertically between the base electronic components and the opposing cover electronic components to provide a straight electrical path that allows sufficient spacing between the opposing electronic components. Such a configuration may enable improved thermal performance and cooling between components, and also limits or eliminates the use of substrate area for the interconnect path. In addition, by providing a straight and/or direct electrical path between electronic components, the configuration of the free-formed, self-supported interconnect pillars may also enable improved operational efficiency of the electronic module by reducing transmission losses of the electrical signal along the electrical path.
- the cover substrate may provide an integrated thermal spreader, which may be combined with a heat exchanger or thermal mass, to enhance cooling to the cover electronic components, while also minimizing interference with electrical connections or operations of the electronic device, such as the radio frequency (RF) or direct current (DC) operations.
- RF radio frequency
- DC direct current
- the free-formed, self-supported interconnect pillars may be formed from an electrically conductive filament provided by a layer-wise additive manufacturing process. By depositing the electrically conductive filament, in situ, directly on the electronic components, the tailorability and flexibility in module design may be enhanced and the complexity of the interconnect structure may be reduced. For example, the free-formed, self-supported interconnect pillars may better accommodate for non-planarity between electronic components disposed on the substrates, and free-forming the self-supported interconnect pillars may improve the speed and cost to manufacture such electronic modules.
- a method for assembling an electronic module includes the steps: (i) mounting a base electronic component on a base substrate; (ii) mounting a cover electronic component on a cover substrate; (iii) depositing an electrically conductive filament directly on the base electronic component or directly on the cover electronic component; (iv) free-forming a self-supported interconnect pillar with the deposited electrically conductive filament, the free-formed, self-supported interconnect pillar extending upright from the base electronic component or the cover electronic component; (v) arranging the cover substrate over the opposing base substrate and aligning the base electronic component with the cover electronic component; and (vi) electrically connecting the base electronic component to the cover electronic component with the free-formed, self-supported interconnect pillar.
- Embodiments of the invention may include one or more of the following additional features separately or in combination.
- the method for assembling the electronic module may further include the steps of attaching a compressible electrical interposer at a free-end of the free-formed, self-supported interconnect pillar, and electrically interposing the compressible electrical interposer in the electrical path between the respective free-formed, self-supported interconnect pillar and the base electronic component or the cover electronic component.
- the electrically conductive filament may be an electrically conductive paste.
- the electrically conductive paste may be deposited to form the free-formed, self-supported interconnect pillar having a length to width aspect ratio of at least 3 to 1.
- the cover electronic component and the base electronic component may each include an externally addressable face having an electrical contact surface, where the externally addressable face of the cover electronic component may be aligned with and opposingly face the externally addressable face of the base electronic component.
- the electrically conductive paste may be deposited on the electrical contact surface of the base electronic component or may be deposited on the electrical contact surface of the cover electronic component and may form the free-formed, self-supported interconnect pillar in a straight path for electrically connecting with the opposing electrical contact surface of the base electronic component or the cover electronic component.
- a plurality of the base electronic components may be mounted on the base substrate and a plurality of the cover electronic components may be mounted on the cover substrate, where at least one of the externally addressable faces of the plurality of cover electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of cover electronic components, and/or at least one of the externally addressable faces of the plurality of base electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of base electronic components.
- the electrically conductive paste may be deposited on one or more of the plurality of base electronic components and/or one or more of the plurality of cover electronic components to form a plurality of the free-formed, self-supported interconnect pillars having varying longitudinal lengths for electrically connecting the plurality of base electronic components to the plurality of cover electronic components and to accommodate for the non-planarity of the respective externally addressable faces of the plurality of base electronic components and/or the plurality of cover electronic components.
- the electrically conductive paste may be deposited to form the free-formed, self-supported interconnect pillar having a substantially cylindrical shape.
- the electrical conductivity of the free-formed, self-supported interconnect pillar may be uniform through both a transverse cross-section and along a longitudinal length of the free-formed, self-supported interconnect pillar.
- the electrical conductivity of the free-formed, self-supported interconnect pillar may be about 1 ⁇ 10 7 siemens per meter or greater.
- the electrically conductive paste may be deposited through a layer-wise additive manufacturing process to form the free-formed, self-supported interconnect pillar.
- the electrically conductive paste may be deposited in a single extrusion step to form the at least one free-formed, self-supported interconnect pillar extending upright from the base electronic component or the cover electronic component.
- the method for assembling the electronic module may further include the step of solidifying the electrically conductive paste.
- the cover electronic component mounted on the cover substrate may generate more heat than the base electronic component mounted on the base substrate.
- the method for assembling the electronic module may further include the steps of attaching a cold plate to the cover substrate, and cooling the cover electronic component.
- the electronic module may be an RF module, and the free-formed, self-supported interconnect pillar may be configured to transmit RF or DC signals or transport heat.
- a plurality of cover electronic components may be provided, which may include one or more monolithic microwave integrated circuits.
- a plurality of base electronic components may be provided, which may include one or more application specific integrated circuits.
- an electronic module includes a base substrate, a base electronic component disposed on the base substrate, a cover substrate disposed over the base substrate, a cover electronic component disposed on the cover substrate, where the cover electronic component is spaced from the base electronic component, and a free-formed, self-supported interconnect pillar electrically connecting the base electronic component with the cover electronic component.
- Embodiments of the invention may include one or more of the following additional features separately or in combination.
- the free-formed, self-supported interconnect pillar may be formed from an electrically conductive paste.
- the cover electronic component and the base electronic component may each include an externally addressable face having an electrical contact surface, where the externally addressable face of the cover electronic component is parallel to and directly opposingly faces the externally addressable face of the base electronic component.
- the free-formed, self-supported interconnect pillar may extend between the respective electrical contact surfaces of the cover electronic component and the base electronic component.
- the free-formed, self-supported interconnect pillar may have a length to width aspect ratio of at least 3 to 1 and may extend upright and perpendicular with respect to each of the externally addressable faces of the cover electronic component and the base electronic component.
- the base substrate may include a plurality of the base electronic components
- the cover substrate may include a plurality of the cover electronic components
- a plurality of the free-formed, self-supported interconnect pillars may electrically connect the plurality of base electronic components to the respective plurality of cover electronic components.
- At least one of the externally addressable faces of the plurality of cover electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of cover electronic components, and/or at least one of the externally addressable faces of the plurality of base electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of base electronic components.
- the free-formed, self-supported interconnect pillars may have varying longitudinal lengths to accommodate for the non-planarity of the respective externally addressable faces of the plurality of base electronic components and/or the plurality of cover electronic components.
- the electronic module may further include cooling means, such as a heat exchanger or thermal mass, attached to the cover substrate.
- cooling means such as a heat exchanger or thermal mass
- the electronic module may be an RF module, where a plurality of cover electronic components may include one or more monolithic microwave integrated circuits, where a plurality of base electronic components may include one or more application specific integrated circuits, and where one or more of the plurality of free-formed, self-supported interconnect pillars may be configured to transmit RF or DC signals.
- FIG. 1 is a perspective view of an exemplary electronic module according to the invention, where a cover substrate is shown removed from a base substrate.
- FIGS. 2A-2F are cross-sectional views depicting exemplary process steps of assembling an exemplary electronic module according to the invention.
- FIG. 2A depicts cover electronic components mounted to a cover substrate, and base electronic components mounted to a base substrate.
- FIG. 2B depicts deposition of an electrically conductive filament through a nozzle to form independent layers of the filament on the base electronic components.
- FIG. 2C depicts deposition of the electrically conductive filament to free-form self-supported interconnect pillars on the base electronic components.
- FIG. 2D depicts attachment of compressible interposers to free-ends of the free-formed, self-supported interconnect pillars.
- FIG. 2E depicts alignment and attachment of the cover substrate to the base substrate to electrically connect the cover electronic components to the base electronic components with the free-formed, self-supported interconnect pillars.
- FIG. 2F depicts attachment of cooling means to the exterior surface of the cover substrate.
- FIG. 3 is a photograph showing an exemplary free-formed, self-supported interconnect pillar according to the invention.
- An electronic module, and method for making same includes free-formed, self-supported interconnect pillars that electrically connect cover electronic components disposed on a cover substrate with base electronic components disposed on a base substrate.
- the free-formed, self-supported interconnect pillars may extend vertically in a straight path between the cover electronic components and the base electronic components.
- the free-formed, self-supported interconnect pillars may be formed from an electrically conductive filament provided by an additive manufacturing process.
- radio frequency (RF) electronic modules for wireless electronic devices, and thus will be described below chiefly in this context. It is also understood that principles of this invention may be applicable to other electronic modules where it is desirable to provide a three-dimensional architecture using free-formed, self-supported interconnect pillars that enable enhanced compactness, improved thermal and operational performance, and increased flexibility in design and manufacturing, among other considerations.
- RF radio frequency
- FIG. 1 shows an exemplary electronic module 10 having a base substrate 12 , or base, and a cover substrate 14 , or lid, disposed over the base substrate 12 .
- the base substrate 12 includes one or more base electronic components 16 disposed on the base substrate 12 .
- the cover substrate 14 includes one or more cover electronic components 18 disposed on the cover substrate 14 , which may be spaced from and/or opposingly face the base electronic components 16 (as shown in FIG. 2F , for example).
- One or more free-formed, self-supported interconnect pillars 20 extend upright between the base electronic components 16 and the cover electronic components 18 to provide an electrical path there between.
- FIGS. 2A-2F illustrate an exemplary process of assembling and/or forming an exemplary electronic module 110 .
- the electronic module 110 is substantially the same as, or similar to, the above-referenced electronic module 10 , and consequently the same reference numerals but indexed by 100 are used to denote structures corresponding to the same or similar structures in the electronic module 10 .
- the description relating to the electronic module 10 is equally applicable to the electronic module 110 , and vice versa, except as noted below.
- the base substrate 112 may include a metal base, semiconductor substrate, or may include conventional materials such as alumina, aluminum nitride, or similar ceramic according to conventional processes using conventional equipment, as is well known in the art.
- the base substrate 112 can include a single layer or multiple layers, including a dielectric layer and an insulating layer, formed using conventional processes and equipment.
- the base electronic components 116 may be attached to the base substrate 112 in a suitable manner, for example, using electrically conductive or electrically non-conductive adhesives or solder.
- the base electronic components 116 may include integrated circuits, semiconductor chips, microelectronic devices, and/or various other active and passive electrical structures, such as capacitors, transistors, resistors, inductors, diodes, input/output interfaces, etc., which may be provided according to conventional practice.
- the base substrate 112 may also include other electrically conductive circuitry provided by traditional techniques in a well-known manner, such as wire bonding or photolithographic techniques, and the like.
- one or more cover electronic components 118 are mounted on a cover substrate 114 , thereby effectively doubling the available area for mounting such components inside of the electronic module 110 .
- the cover substrate 114 and the cover electronic components 118 may be the same as or substantially similar to the base substrate 112 and the base electronic components 116 , respectively.
- the cover substrate 114 may include various integrated circuits, semiconductor chips, microelectronic devices, and/or other electrical circuitry and components, which may be provided according to conventional practice well-known in the art.
- the cover substrate 114 may also be sufficiently rigid to support the cover electronic components without distortion.
- any type or number of electronic components 116 , 118 can be attached to the cover substrate 114 and/or the base substrate 112 .
- the electronic components 118 that generate the most heat are mounted to the cover substrate 114 , which readily enables efficient transfer of the heat from the electronic components 118 to the exterior of electronic module 110 .
- the cover substrate 114 may be provided as a thermal spreader, which may be combined with cooling means, such as a heat exchanger, to enhance cooling of the cover electronic components 118 .
- the cover substrate 114 may also be configured to have a higher thermal conductivity than the base substrate 112 for more effectively cooling the high heat-generating components.
- the cover substrate 114 may be made of, or include, an electrically non-conductive material having good thermal conductivity such as, for example, aluminum nitride; or the cover substrate 114 may be made of, or include, an electrically conductive material having good thermal conductivity, such as a molybdenum-copper alloy.
- the cover substrate 114 may be made of a material having relatively poor thermal conductivity, such as ceramic (e.g., alumina), and can incorporate a heat sink made of a thermally conductive material, such as metal, for example, copper-tungsten.
- the electronic module 110 is configured as an RF module 110 and may include application specific integrated circuits (ASICs) 130 , monolithic microwave integrated circuits (MIMICs) 132 , other electronic components (e.g., capacitors and/or other integrated circuits 138 ), and/or other electronic circuitry (e.g., wires 134 and input/output interfaces 136 ) for generating, transmitting, and receiving RF signals.
- ASICs application specific integrated circuits
- MIMICs monolithic microwave integrated circuits
- other electronic components e.g., capacitors and/or other integrated circuits 138
- other electronic circuitry e.g., wires 134 and input/output interfaces 136
- the cover electronic components 118 include the MMICs 132 which are mounted to the underside of the cover substrate 114
- the base electronic components 116 include the ASICs 130 and other components 138 .
- Such a configuration enables more efficient cooling of the MMIC components 132 by providing the cover substrate 114 as a thermal spreader, which may optionally include cooling means 180 (shown in FIG. 2F ), for example a thermal mass or heat exchanger (e.g., cold plate), that is mounted to the exterior surface of the cover substrate 114 opposite the MMIC components 132 .
- cooling means 180 shown in FIG. 2F
- Such a configuration may also reduce interference with RF operations by limiting obstructions with RF connections to the MMICs 132 , and also by providing the cooling means 180 outside of the direct path of RF energy transferred through the front of the phased array antenna (e.g., toward the base substrate 112 ).
- interconnect pillars 120 an exemplary process for producing one or more free-formed, self-supported interconnect pillars 120 (hereinafter also referred to as “interconnect pillars” 120 ) is shown.
- the free-formed, self-supported interconnect pillars 120 electrically connect the base electronic components 116 and the cover electronic components 118 to provide an electrical path therebetween.
- the term “electrically connect” as used herein may include either direct or indirect electrical connection between components e.g., 116 , 118 .
- individual free-formed, self-supported interconnect pillars 120 may electrically connect individual electronic components 116 , 118 at its opposite ends, and/or more than one interconnect pillar 120 may be disposed on a single electronic component 116 , 118 to connect one or more opposite electronic components 116 , 118 .
- the interconnect pillars 120 are shown in the illustrated embodiment as being straight, they may also include a branching-type structure that provides for electrical connection of a single interconnect pillar 120 with multiple electronic components 116 , 118 at one or more of the interconnect pillar ends.
- the interconnect pillars 120 may be perpendicular to the base electronic components 116 for electrically connecting with opposingly facing cover electronic components 118 that may be in direct alignment with the respective base electronic components 116 .
- the interconnect pillars 120 may be inclined with respect to the base electronic components 116 for electrically connecting with opposingly facing cover electronic components 118 that may be in an offset alignment with the respective base electronic components 116 .
- the free-formed, self-supported interconnect pillars 120 may be configured to transmit a variety of electrical signals between the base electronic components 116 and cover electronic components 118 .
- the interconnect pillars 120 may be configured to communicate RF signals by receiving an RF input toward the base substrate 112 and transmitting an RF output toward the cover substrate 114 , for example, to MMIC components 132 .
- the interconnect pillars 120 may also be configured to transmit direct current (DC) between components, for example, from the ASICs 130 or other electronic components 138 (e.g., capacitors) disposed on the base substrate 112 to provide power and control to the MMICs 132 mounted on the cover substrate 114 .
- DC direct current
- the interconnect pillars 120 that are configured for RF operation are formed proximal the peripheral edges of the base substrate 112 and/or the cover substrate 114 .
- the interconnect pillars 120 configured for RF operation may have a larger cross-sectional area for carrying more DC current without overheating.
- the interconnect pillar 120 may be configured with a suitable cross-sectional area depending on the current or RF power requirements to ensure reliable operation.
- the free-formed, self-supported interconnect pillars 120 are formed by depositing an electrically conductive filament 140 through a nozzle 150 , or extrusion head, directly onto the base electronic components 116 , such as the ASICs 130 and/or other electronic components 138 , for example.
- the filament 140 may be deposited directly onto an electrical contact surface (not shown) provided on an externally addressable face (e.g., face 139 ) of the one or more base electronic components 116 .
- the filament 140 may be deposited directly onto the cover electronic components 118 to form the interconnect pillars 120 in a similar manner, however, deposition and formation of the interconnect pillars 120 on the base electronic components 116 will primarily be shown and described for the purposes of simplicity.
- the electrically conductive filament 140 is made of an electrically conductive paste, which may be deposited through a layer-wise additive manufacturing process to form the free-formed, self-supported interconnect pillar 120 , as exemplified in FIGS. 2B and 2C .
- the filament 140 may be deposited as a series of single layers 142 , or traces, as the nozzle 150 moves across the substrate 112 , such as from left to right as viewed in FIG. 2B .
- the free-formed, self-supported interconnect pillar 120 may be formed layer 142 by layer 142 , extending upright and away from the base electronic components 116 , until the fully-formed interconnect pillar 120 reaches a desired dimension (shown in FIG.
- the term “layer” as used herein means one or more levels, or of potentially patterned strata, and not necessarily a continuous phase.
- the filament 140 may be solidified, such as through temperature treatment or air drying, before subsequent layers 142 are deposited.
- the filament 140 may be deposited in a single extrusion step to fully form the free-formed, self-supported interconnect pillar 120 extending upright from the base electronic component 116 .
- the filament 140 may be deposited on the base electronic component 116 , and as the filament 140 continuously flows through the nozzle 150 , the nozzle 150 may move away from the base component 116 (i.e., upward, as viewed in FIG. 2B ) to free-form a single (e.g., cylindrical) self-supported interconnect pillar, or other non-layered interconnect structure extending upright and having a length greater than its width.
- the additive manufacturing process for free-forming the self-supported interconnect pillar 120 may include methods such as Selective Laser Sintering (SLS), Stereolithography (SLA), micro-stereolithography, Laminated Object Manufacturing (LOM), Fused Deposition Modeling (FDM), MultiJet Modeling (MJM), direct-write, inkjet fabrication, and micro-dispense. Areas of substantial overlap can exist between many of these methods, which can be chosen as needed based on the materials, tolerances, size, quantity, accuracy, cost structure, critical dimensions, and other parameters defined by the requirements of the object or objects to be made.
- the interconnect pillars 120 may be free-formed by depositing the filament 140 , in situ, directly on the one or more electronic components 116 , 118 , and are therefore not formed in a mold or via path, nor subtractively machined or etched, nor preformed or prefabricated interconnect structures that must be subsequently attached to the electronic components 116 , 118 .
- the term “free-formed” as used herein includes formation of the interconnect pillars 120 in their unique intended position on the base electronic components 116 disposed on the base substrate 112 and/or the cover electronic components 118 disposed on the cover substrate 114 , and not preformed or prefabricated into a predefined shape, nor subtractively machined or etched.
- the free-formed interconnect pillars 120 may be deposited with the electrically conductive filament 140 such that the interconnect pillars 120 are self-supported structures capable of extending upright without the need for extraneous scaffolding that must subsequently be machined or etched away, and without the need for other support structures, such as via paths machined into the substrate, and the like.
- self-supported includes formation of the interconnect pillars 120 such that the interconnect pillar 120 may support itself independently along at least a majority of its longitudinal length, and preferably entirely unsupported along a length thereof.
- Such a free-formed, self-supported interconnect pillar 120 may enhance tailorability in the electronic module 110 design and may also reduce the complexity of the interconnect structure. For example, as exemplified in FIG. 2C , by depositing the electrically conductive filament 140 in situ at unique intended positions on the base electronic components 116 , the free-formed, self-supported interconnect pillars 120 may be formed with varying lengths (L) to better accommodate for the non-planarity of the externally addressable faces (e.g., 139 ) between electronic components 116 , 118 that are electrically connected on opposite ends of the interconnect pillar 120 . In this manner, the size and shape of each interconnect pillar 120 may be customized to match an individual topology not constrained by bulk manufacturing processes and tolerances.
- a further advantage to providing the free-formed, self-supported interconnect pillars 120 in the manner described above is that such a configuration may enable improved compactness of the electronic module 110 by establishing an electrical path to the cover electronic components 118 disposed on the increased substrate area provided by the cover substrate 114 .
- the thermal performance of the electronic module 110 may be improved as the higher heat generating components may be adequately separated from lower heat generating components.
- the free-formed, self-supported interconnect pillars 120 may also improve operational efficiency and reduce transmission losses of the electrical signals in the electronic module 110 by providing straight and/or predominately direct electrical paths between the respective electronic components 116 , 118 .
- the externally addressable faces (e.g., 139 ) of the base electronic components 116 may be aligned with and opposingly face the externally addressable faces of the cover electronic components 118 , such that the free-formed, self-supported interconnect pillars 120 may be formed perpendicularly and extend vertically with respect to the externally addressable faces (e.g., 139 ) of the respective electronic components 116 , 118 .
- providing a straight and vertical path for the interconnect pillars 120 may reduce complexity in electronic module design and may limit or eliminate the use of substrate area that would otherwise be required for the interconnect path.
- the free-formed, self-supported interconnect pillar 120 has a longitudinal length (L) that is greater than its transverse width (W) (or diameter).
- the length to width aspect ratio of the free-formed, self-supported interconnect pillar 120 is at least 2:1, preferably at least 3:1, more preferably 5:1, and optionally 8:1 or greater, including all ranges and subranges therebetween.
- Such a configuration of the free-formed, self-supported interconnect pillar 120 may provide adequate spacing for improved thermal performance and compactness, may improve operational efficiency and reduce transmission losses, and/or may enable the interconnect structure to be free-formed and self-supported for improved manufacturing efficiency.
- the higher aspect ratio may also enable a more dense interconnect structure, thereby requiring less MMIC 132 and/or ASIC 130 footprint.
- the extruded filament 140 and/or the corresponding interconnect pillar 120 may in some embodiments have a substantially cylindrical shape. Because the extruded and deposited filament 140 may undergo a settling process, or in some cases a solidification process (for example, air-drying or thermal treatment, such as sintering or curing) after being deposited in the one or more layers 142 on the electronic module 116 , the transverse cross-sectional shape of the interconnect pillar 120 may include some distortions from an exact circle.
- the interconnect pillar 120 may therefore be described as having a substantially cylindrical shape, which is defined herein as having a cylindrical shape or a distorted cylindrical shape.
- the filament 140 may be deposited from a nozzle 150 that does not have a circular cross-section; for example, the transverse cross-section of the nozzle may be rectangular, square, hexagonal, or other polygonal shape, in which case the transverse cross-sectional shape of the interconnect pillar 120 corresponds with the shape of the nozzle 150 .
- the electrically conductive filament 140 and/or the corresponding structure of the interconnect pillar 120 may have a diameter (or width, W) of from about 1 mil (25 microns) to about 100 mils (2.54 mm), more preferably from about 3 mils (76 microns) to 8 mils (203 microns), most preferably 6 mils (152 microns).
- the unsupported length (L) of the free-formed interconnect pillar 120 as measured along its longitudinal axis, may be from about 5 mils (127 microns) to about 500 mils (12.7 mm), more preferably about 10 mils (254 microns) to about 50 mils (1,270 microns), and most preferably about 30 mils (762 microns).
- the length (L) to width (W) (or diameter) aspect ratio of the free-formed, self-supported interconnect pillar 120 may be at least about 3:1, and more preferably about 5:1.
- the electrically conductive filament 140 such as that made of an electrically conductive paste, may be designed with an appropriate chemistry and viscosity to enable the free-formed extrusion through the nozzle 150 and to provide the self-supported interconnect pillar structure.
- the electrically conductive paste has thixotropic shear thinning behavior that enables the paste to be extruded through the nozzle 150 and yet be able to retain a self-supported shape of the deposited layer 142 , or a self-supported shape of the entire interconnect pillar 120 , after exiting the nozzle 150 .
- the electrically conductive paste has chemical compatibility and good wetting behavior with the electronic component 116 , 118 and/or the electrical contact surface on the externally addressable face of the electronic component 116 or 118 . Accordingly, the electrically conductive filament 140 and/or the free-formed interconnect pillar 120 may form a strong interface with the electronic component 116 , 118 or the electrical contact surface thereof in the as-deposited state, as well as after any post-processing, such as thermal treatment, without compromising the structural integrity of the free-formed self-supported interconnect structure 120 .
- the electrically conductive filament 140 and/or the corresponding interconnect pillar 120 exhibits a sufficiently high electrical conductivity.
- the electrical conductivity of the filament 140 may be on the order of about 1 ⁇ 10 7 siemensper meter, preferably at least about 2.5 ⁇ 10 7 siemensper meter, and more preferably greater than 3 ⁇ 10 7 siemens per meter at standard temperature and pressure.
- the electrically conductive filament 140 may comprise an electrically conductive material, such as a transition metal, an alkali metal, an alkaline earth metal, a rare earth metal, or carbon.
- the conductive material may include an electrically conductive material selected from the group consisting of: silver, copper, lead, tin, lithium, gold, platinum, titanium, tungsten, zirconium, iron, nickel, zinc, aluminum, magnesium, and carbon (e.g., graphite, graphene, carbon nanotubes).
- an electrically conductive material selected from the group consisting of: silver, copper, lead, tin, lithium, gold, platinum, titanium, tungsten, zirconium, iron, nickel, zinc, aluminum, magnesium, and carbon (e.g., graphite, graphene, carbon nanotubes).
- the interconnect pillar 120 due to the interconnect pillar 120 being engaged at its opposite ends between the base substrate 112 and the cover substrate 114 , and the electronic components 116 , 118 thereof (as shown in FIG. 2E ), it may be preferable that the interconnect pillar have sufficient compressive strength. It may also be preferred that the interconnect pillar 120 has a coefficient of thermal expansion similar to the module housing itself to limit compressive stresses from accumulating in the interconnect pillar 120 as the interconnect pillar 120 heats and expands due to heat generated by the electronic components 116 , 118 .
- the free-formed, self-supported interconnect pillar 120 may preferably have a substantially uniform transverse cross-sectional width (W) (or diameter) along the entire unsupported length of the interconnect pillar 120 , however, some distortions may occur due to settling or solidification of the deposited filament 140 . It may also preferable that the free-formed, self-supported interconnect pillar 120 has uniform material properties, such as electrical conductivity, through both its transverse cross-section and along its longitudinal length. Alternatively, the interconnect pillar 120 may be a functionally graded component having varying material properties for enabling modification or modulation of the electrical signal as required.
- FIG. 3 shows a photograph of an exemplary free-formed, self-supported interconnect pillar 220 having a substantially cylindrical shape.
- the interconnect pillar 220 was made from a silver nanopaste that was deposited in a single vertical pass, or trace, extending away from the base.
- the height (or unsupported length, L) of the interconnect pillar 220 is about 29 mils (737 microns) and the width (W) (or diameter) is about 6 mils (152 microns), such that the length to width aspect ratio is about 5:1.
- the free-formed, self-supported interconnect pillar 220 has a relatively high electrical conductivity of about 85% that of the electrical conductivity of gold.
- the exemplary process of assembling the electronic module 110 may optionally include a step of attaching a compressible electrical interposer 160 at a free-end 124 of the free-formed, self-supported interconnect pillar 120 .
- the compressible interposers 160 may be electrically interposed in the electrical path.
- the interconnect pillars 120 may provide an electrical connection between the respective electronic components 116 and 118 that is indirect, yet the electrical path may still be provided as a straight path.
- the electrical interposer 160 may have sufficient compliance or compressibility to accommodate for compressive engagement between the cover electronic component 114 and the free-end 124 of the interconnect pillar 120 , which may reduce compressive stresses on the interconnect pillar 120 .
- the compressible electrical interposer 160 may also have sufficient spring back to accommodate for slight variations in the overall height of the respective interconnect pillars 120 as the cover substrate 114 is attached to the base substrate 116 , and as the cover electronic components 118 engage the compressible interposers 160 (as shown in FIGS. 2E and 2F , for example).
- the compressible electrical interposer 160 may also provide for improved contact area between the interconnect pillar 120 and the cover electronic component 118 .
- the compressible electrical interposer 160 may have approximately the same width (or diameter) as the interconnect pillar 120 .
- the compressible electrical interposer 160 may provide low signal losses or distortion of the electrical signal between electronic components 116 and 118 .
- the compressible electrical interposer 160 may constitute less than 20 % of the length of the electrical path between electronic components 116 and 118 for reducing transmission losses.
- the compressible electrical interposer 160 may be made from an electrically conductive elastomeric material, such as a silicon-based rubber having electrically conductive particles or fibers dispersed therein. Alternatively, the compressible electrical interposer 160 may be made from one or more electrically conductive wires, or filaments, compacted into a compressible interposer configuration, for example, cylindrical.
- the conductive wire or filaments of the interposer 160 may be made from gold-plated beryllium copper alloy (Au/BeCu) or a gold-plated molybdenum alloy (Au/Mo), for example.
- FIG. 2E an exemplary process step of attaching the cover substrate 114 to the base substrate 112 to electrically connect the cover electronic components 118 with the base electronic components 116 via the interconnect pillars 120 , and optionally the compressible interposers 160 , is shown.
- the cover substrate 114 is arranged over the base substrate 112 , and the respective cover electronic components 118 are directly aligned with, and opposingly face, the base electronic components 116 to electrically connect with the vertical and straight interconnect pillars 120 .
- the interposers 160 are compressed and simultaneously the cover substrate 114 may engage a hermetic seal member (not shown) on the base substrate 112 (or upright sidewalls of the base substrate 112 ) to form a hermetically sealed internal cavity 170 (shown in FIG. 2F ) that prevents contaminants or moisture from entering the internal cavity 170 .
- a hermetic seal member not shown
- the cover substrate 114 may be fixedly attached to the base substrate 112 with a laser weld or adhesive, for example an epoxy resin or solder, in a suitable manner well-known in the art.
- a cooling means 180 is shown attached to the exterior surface of the cover substrate 114 opposite the cover electronic components 118 .
- the cooling means 180 may be a thermal mass, such as a block of steel, or a heat exchanger, such as a cold plate, a chiller, or a plate-fin heat exchanger.
- the cooling means 180 may be used to actively or passively cool the cover electronic components 118 by providing a direct path for thermal energy through the cover substrate 114 .
- the cover substrate 114 is configured to have a relatively high thermal conductivity for more effectively cooling the high heat-generating components.
- the cooling means 180 may be mounted and attached to the cover substrate 114 in a well-known manner using conventional methods, for example, with the use of adhesives, such as epoxy.
- the adhesive used for attaching the cooling means 180 may be configured to also have high thermal conductivity, for example, with the addition of thermally conductive additives.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Thermal Sciences (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Structure Of Printed Boards (AREA)
- Cooling Or The Like Of Electrical Apparatus (AREA)
Abstract
Description
- The present invention relates generally to electronic modules, and more particularly to RF modules having free-formed, self-supported electrical interconnects.
- Electronic modules, such as radio frequency (RF) modules, contain electronic components, such as high-frequency chipsets, that may take up a considerable amount of space inside the module and may generate a significant amount of heat. RF modules in a planar phased array antenna architecture are typically mounted on a base substrate and the available area for integrating such modules is often constrained. Typically, cooling is applied through the bottom of the module via a thermal mass or a restricted cold plate, which may interfere with RF operation due to the cold plate or thermal mass being in the direct path of electrical signals on the planar phased array antenna. As electronic components for RF modules become increasingly complex, there is a need to improve the available surface area for mounting such components, as well as improve the flexibility in electronic module design, while also enhancing the cooling to such components without interfering with RF/DC operation.
- The present invention provides an electronic module, and method for making the electronic module, having free-formed, self-supported interconnect pillars that electrically connect electronic components on a cover substrate of the electronic module with electronic components on a base substrate of the electronic module.
- The free-formed, self-supported interconnect pillars may provide for improved compactness of the electronic module by establishing an electrical path to the electronic components on the cover substrate, thereby effectively increasing the available area for mounting such electronic components. More particularly, the free-formed, self-supported interconnect pillars may extend vertically between the base electronic components and the opposing cover electronic components to provide a straight electrical path that allows sufficient spacing between the opposing electronic components. Such a configuration may enable improved thermal performance and cooling between components, and also limits or eliminates the use of substrate area for the interconnect path. In addition, by providing a straight and/or direct electrical path between electronic components, the configuration of the free-formed, self-supported interconnect pillars may also enable improved operational efficiency of the electronic module by reducing transmission losses of the electrical signal along the electrical path. Furthermore, the cover substrate may provide an integrated thermal spreader, which may be combined with a heat exchanger or thermal mass, to enhance cooling to the cover electronic components, while also minimizing interference with electrical connections or operations of the electronic device, such as the radio frequency (RF) or direct current (DC) operations.
- The free-formed, self-supported interconnect pillars may be formed from an electrically conductive filament provided by a layer-wise additive manufacturing process. By depositing the electrically conductive filament, in situ, directly on the electronic components, the tailorability and flexibility in module design may be enhanced and the complexity of the interconnect structure may be reduced. For example, the free-formed, self-supported interconnect pillars may better accommodate for non-planarity between electronic components disposed on the substrates, and free-forming the self-supported interconnect pillars may improve the speed and cost to manufacture such electronic modules.
- According to one aspect of the invention, a method for assembling an electronic module includes the steps: (i) mounting a base electronic component on a base substrate; (ii) mounting a cover electronic component on a cover substrate; (iii) depositing an electrically conductive filament directly on the base electronic component or directly on the cover electronic component; (iv) free-forming a self-supported interconnect pillar with the deposited electrically conductive filament, the free-formed, self-supported interconnect pillar extending upright from the base electronic component or the cover electronic component; (v) arranging the cover substrate over the opposing base substrate and aligning the base electronic component with the cover electronic component; and (vi) electrically connecting the base electronic component to the cover electronic component with the free-formed, self-supported interconnect pillar.
- Embodiments of the invention may include one or more of the following additional features separately or in combination.
- For example, the method for assembling the electronic module may further include the steps of attaching a compressible electrical interposer at a free-end of the free-formed, self-supported interconnect pillar, and electrically interposing the compressible electrical interposer in the electrical path between the respective free-formed, self-supported interconnect pillar and the base electronic component or the cover electronic component.
- In some embodiments, the electrically conductive filament may be an electrically conductive paste.
- The electrically conductive paste may be deposited to form the free-formed, self-supported interconnect pillar having a length to width aspect ratio of at least 3 to 1.
- The cover electronic component and the base electronic component may each include an externally addressable face having an electrical contact surface, where the externally addressable face of the cover electronic component may be aligned with and opposingly face the externally addressable face of the base electronic component.
- The electrically conductive paste may be deposited on the electrical contact surface of the base electronic component or may be deposited on the electrical contact surface of the cover electronic component and may form the free-formed, self-supported interconnect pillar in a straight path for electrically connecting with the opposing electrical contact surface of the base electronic component or the cover electronic component.
- A plurality of the base electronic components may be mounted on the base substrate and a plurality of the cover electronic components may be mounted on the cover substrate, where at least one of the externally addressable faces of the plurality of cover electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of cover electronic components, and/or at least one of the externally addressable faces of the plurality of base electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of base electronic components.
- The electrically conductive paste may be deposited on one or more of the plurality of base electronic components and/or one or more of the plurality of cover electronic components to form a plurality of the free-formed, self-supported interconnect pillars having varying longitudinal lengths for electrically connecting the plurality of base electronic components to the plurality of cover electronic components and to accommodate for the non-planarity of the respective externally addressable faces of the plurality of base electronic components and/or the plurality of cover electronic components.
- The electrically conductive paste may be deposited to form the free-formed, self-supported interconnect pillar having a substantially cylindrical shape.
- The electrical conductivity of the free-formed, self-supported interconnect pillar may be uniform through both a transverse cross-section and along a longitudinal length of the free-formed, self-supported interconnect pillar.
- The electrical conductivity of the free-formed, self-supported interconnect pillar may be about 1×107 siemens per meter or greater.
- The electrically conductive paste may be deposited through a layer-wise additive manufacturing process to form the free-formed, self-supported interconnect pillar.
- Optionally, the electrically conductive paste may be deposited in a single extrusion step to form the at least one free-formed, self-supported interconnect pillar extending upright from the base electronic component or the cover electronic component.
- The method for assembling the electronic module may further include the step of solidifying the electrically conductive paste.
- The cover electronic component mounted on the cover substrate may generate more heat than the base electronic component mounted on the base substrate.
- The method for assembling the electronic module may further include the steps of attaching a cold plate to the cover substrate, and cooling the cover electronic component.
- The electronic module may be an RF module, and the free-formed, self-supported interconnect pillar may be configured to transmit RF or DC signals or transport heat.
- A plurality of cover electronic components may be provided, which may include one or more monolithic microwave integrated circuits.
- A plurality of base electronic components may be provided, which may include one or more application specific integrated circuits.
- According to another aspect of the invention, an electronic module includes a base substrate, a base electronic component disposed on the base substrate, a cover substrate disposed over the base substrate, a cover electronic component disposed on the cover substrate, where the cover electronic component is spaced from the base electronic component, and a free-formed, self-supported interconnect pillar electrically connecting the base electronic component with the cover electronic component.
- Embodiments of the invention may include one or more of the following additional features separately or in combination.
- For example, the free-formed, self-supported interconnect pillar may be formed from an electrically conductive paste.
- The cover electronic component and the base electronic component may each include an externally addressable face having an electrical contact surface, where the externally addressable face of the cover electronic component is parallel to and directly opposingly faces the externally addressable face of the base electronic component.
- The free-formed, self-supported interconnect pillar may extend between the respective electrical contact surfaces of the cover electronic component and the base electronic component.
- The free-formed, self-supported interconnect pillar may have a length to width aspect ratio of at least 3 to 1 and may extend upright and perpendicular with respect to each of the externally addressable faces of the cover electronic component and the base electronic component.
- The base substrate may include a plurality of the base electronic components, and the cover substrate may include a plurality of the cover electronic components.
- A plurality of the free-formed, self-supported interconnect pillars may electrically connect the plurality of base electronic components to the respective plurality of cover electronic components.
- In some embodiments, at least one of the externally addressable faces of the plurality of cover electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of cover electronic components, and/or at least one of the externally addressable faces of the plurality of base electronic components is non-planar with respect to at least one other of the externally addressable faces of the plurality of base electronic components.
- The free-formed, self-supported interconnect pillars may have varying longitudinal lengths to accommodate for the non-planarity of the respective externally addressable faces of the plurality of base electronic components and/or the plurality of cover electronic components.
- The electronic module may further include cooling means, such as a heat exchanger or thermal mass, attached to the cover substrate.
- The electronic module may be an RF module, where a plurality of cover electronic components may include one or more monolithic microwave integrated circuits, where a plurality of base electronic components may include one or more application specific integrated circuits, and where one or more of the plurality of free-formed, self-supported interconnect pillars may be configured to transmit RF or DC signals.
- The following description and the annexed drawings set forth certain illustrative embodiments of the invention. These embodiments are indicative, however, of but a few of the various ways in which the principles of the invention may be employed. Other objects, advantages and novel features according to aspects of the invention will become apparent from the following detailed description when considered in conjunction with the drawings.
- The annexed drawings, which are not necessarily to scale, show various aspects of the invention.
-
FIG. 1 is a perspective view of an exemplary electronic module according to the invention, where a cover substrate is shown removed from a base substrate. -
FIGS. 2A-2F are cross-sectional views depicting exemplary process steps of assembling an exemplary electronic module according to the invention. -
FIG. 2A depicts cover electronic components mounted to a cover substrate, and base electronic components mounted to a base substrate. -
FIG. 2B depicts deposition of an electrically conductive filament through a nozzle to form independent layers of the filament on the base electronic components. -
FIG. 2C depicts deposition of the electrically conductive filament to free-form self-supported interconnect pillars on the base electronic components. -
FIG. 2D depicts attachment of compressible interposers to free-ends of the free-formed, self-supported interconnect pillars. -
FIG. 2E depicts alignment and attachment of the cover substrate to the base substrate to electrically connect the cover electronic components to the base electronic components with the free-formed, self-supported interconnect pillars. -
FIG. 2F depicts attachment of cooling means to the exterior surface of the cover substrate. -
FIG. 3 is a photograph showing an exemplary free-formed, self-supported interconnect pillar according to the invention. - An electronic module, and method for making same, includes free-formed, self-supported interconnect pillars that electrically connect cover electronic components disposed on a cover substrate with base electronic components disposed on a base substrate. The free-formed, self-supported interconnect pillars may extend vertically in a straight path between the cover electronic components and the base electronic components. The free-formed, self-supported interconnect pillars may be formed from an electrically conductive filament provided by an additive manufacturing process.
- The principles of the present invention have particular application to radio frequency (RF) electronic modules for wireless electronic devices, and thus will be described below chiefly in this context. It is also understood that principles of this invention may be applicable to other electronic modules where it is desirable to provide a three-dimensional architecture using free-formed, self-supported interconnect pillars that enable enhanced compactness, improved thermal and operational performance, and increased flexibility in design and manufacturing, among other considerations.
-
FIG. 1 shows an exemplaryelectronic module 10 having abase substrate 12, or base, and acover substrate 14, or lid, disposed over thebase substrate 12. Thebase substrate 12 includes one or more baseelectronic components 16 disposed on thebase substrate 12. Thecover substrate 14 includes one or more coverelectronic components 18 disposed on thecover substrate 14, which may be spaced from and/or opposingly face the base electronic components 16 (as shown inFIG. 2F , for example). One or more free-formed, self-supportedinterconnect pillars 20 extend upright between the baseelectronic components 16 and the coverelectronic components 18 to provide an electrical path there between. -
FIGS. 2A-2F illustrate an exemplary process of assembling and/or forming an exemplaryelectronic module 110. Theelectronic module 110 is substantially the same as, or similar to, the above-referencedelectronic module 10, and consequently the same reference numerals but indexed by 100 are used to denote structures corresponding to the same or similar structures in theelectronic module 10. In addition, the description relating to theelectronic module 10 is equally applicable to theelectronic module 110, and vice versa, except as noted below. - As shown in
FIG. 2A , one or more baseelectronic components 116 are mounted on abase substrate 112. Thebase substrate 112 may include a metal base, semiconductor substrate, or may include conventional materials such as alumina, aluminum nitride, or similar ceramic according to conventional processes using conventional equipment, as is well known in the art. Thebase substrate 112 can include a single layer or multiple layers, including a dielectric layer and an insulating layer, formed using conventional processes and equipment. - The base
electronic components 116 may be attached to thebase substrate 112 in a suitable manner, for example, using electrically conductive or electrically non-conductive adhesives or solder. The baseelectronic components 116 may include integrated circuits, semiconductor chips, microelectronic devices, and/or various other active and passive electrical structures, such as capacitors, transistors, resistors, inductors, diodes, input/output interfaces, etc., which may be provided according to conventional practice. Thebase substrate 112 may also include other electrically conductive circuitry provided by traditional techniques in a well-known manner, such as wire bonding or photolithographic techniques, and the like. - Also shown in
FIG. 2A , one or more coverelectronic components 118 are mounted on acover substrate 114, thereby effectively doubling the available area for mounting such components inside of theelectronic module 110. Thecover substrate 114 and the coverelectronic components 118 may be the same as or substantially similar to thebase substrate 112 and the baseelectronic components 116, respectively. As with thebase substrate 112, thecover substrate 114 may include various integrated circuits, semiconductor chips, microelectronic devices, and/or other electrical circuitry and components, which may be provided according to conventional practice well-known in the art. Thecover substrate 114 may also be sufficiently rigid to support the cover electronic components without distortion. - Generally, any type or number of
electronic components cover substrate 114 and/or thebase substrate 112. In a preferred embodiment, theelectronic components 118 that generate the most heat are mounted to thecover substrate 114, which readily enables efficient transfer of the heat from theelectronic components 118 to the exterior ofelectronic module 110. Thecover substrate 114 may be provided as a thermal spreader, which may be combined with cooling means, such as a heat exchanger, to enhance cooling of the coverelectronic components 118. Thecover substrate 114 may also be configured to have a higher thermal conductivity than thebase substrate 112 for more effectively cooling the high heat-generating components. For example, thecover substrate 114 may be made of, or include, an electrically non-conductive material having good thermal conductivity such as, for example, aluminum nitride; or thecover substrate 114 may be made of, or include, an electrically conductive material having good thermal conductivity, such as a molybdenum-copper alloy. Alternatively or additionally, thecover substrate 114 may be made of a material having relatively poor thermal conductivity, such as ceramic (e.g., alumina), and can incorporate a heat sink made of a thermally conductive material, such as metal, for example, copper-tungsten. - In the illustrated embodiment shown in
FIG. 2A , theelectronic module 110 is configured as anRF module 110 and may include application specific integrated circuits (ASICs) 130, monolithic microwave integrated circuits (MIMICs) 132, other electronic components (e.g., capacitors and/or other integrated circuits 138), and/or other electronic circuitry (e.g.,wires 134 and input/output interfaces 136) for generating, transmitting, and receiving RF signals. In a preferred embodiment, the coverelectronic components 118 include theMMICs 132 which are mounted to the underside of thecover substrate 114, and the baseelectronic components 116 include theASICs 130 andother components 138. Such a configuration enables more efficient cooling of theMMIC components 132 by providing thecover substrate 114 as a thermal spreader, which may optionally include cooling means 180 (shown inFIG. 2F ), for example a thermal mass or heat exchanger (e.g., cold plate), that is mounted to the exterior surface of thecover substrate 114 opposite theMMIC components 132. Such a configuration may also reduce interference with RF operations by limiting obstructions with RF connections to theMMICs 132, and also by providing the cooling means 180 outside of the direct path of RF energy transferred through the front of the phased array antenna (e.g., toward the base substrate 112). - Turning to
FIGS. 2B and 2C , an exemplary process for producing one or more free-formed, self-supported interconnect pillars 120 (hereinafter also referred to as “interconnect pillars” 120) is shown. The free-formed, self-supportedinterconnect pillars 120 electrically connect the baseelectronic components 116 and the coverelectronic components 118 to provide an electrical path therebetween. The term “electrically connect” as used herein may include either direct or indirect electrical connection between components e.g., 116, 118. It is understood that individual free-formed, self-supportedinterconnect pillars 120 may electrically connect individualelectronic components interconnect pillar 120 may be disposed on a singleelectronic component electronic components interconnect pillars 120 are shown in the illustrated embodiment as being straight, they may also include a branching-type structure that provides for electrical connection of asingle interconnect pillar 120 with multipleelectronic components interconnect pillars 120 may be perpendicular to the baseelectronic components 116 for electrically connecting with opposingly facing coverelectronic components 118 that may be in direct alignment with the respective baseelectronic components 116. Alternatively or additionally, theinterconnect pillars 120 may be inclined with respect to the baseelectronic components 116 for electrically connecting with opposingly facing coverelectronic components 118 that may be in an offset alignment with the respective baseelectronic components 116. - The free-formed, self-supported
interconnect pillars 120 may be configured to transmit a variety of electrical signals between the baseelectronic components 116 and coverelectronic components 118. For example, where theelectronic module 110 is configured as an RF module, theinterconnect pillars 120 may be configured to communicate RF signals by receiving an RF input toward thebase substrate 112 and transmitting an RF output toward thecover substrate 114, for example, toMMIC components 132. Theinterconnect pillars 120 may also be configured to transmit direct current (DC) between components, for example, from theASICs 130 or other electronic components 138 (e.g., capacitors) disposed on thebase substrate 112 to provide power and control to theMMICs 132 mounted on thecover substrate 114. In a preferred embodiment, theinterconnect pillars 120 that are configured for RF operation (shown asRF pillars 20′ inFIG. 1 ) are formed proximal the peripheral edges of thebase substrate 112 and/or thecover substrate 114. In addition, theinterconnect pillars 120 configured for RF operation may have a larger cross-sectional area for carrying more DC current without overheating. Theinterconnect pillar 120 may be configured with a suitable cross-sectional area depending on the current or RF power requirements to ensure reliable operation. - In the illustrated embodiment, the free-formed, self-supported
interconnect pillars 120 are formed by depositing an electricallyconductive filament 140 through anozzle 150, or extrusion head, directly onto the baseelectronic components 116, such as theASICs 130 and/or otherelectronic components 138, for example. Thefilament 140 may be deposited directly onto an electrical contact surface (not shown) provided on an externally addressable face (e.g., face 139) of the one or more baseelectronic components 116. Alternatively or additionally, thefilament 140 may be deposited directly onto the coverelectronic components 118 to form theinterconnect pillars 120 in a similar manner, however, deposition and formation of theinterconnect pillars 120 on the baseelectronic components 116 will primarily be shown and described for the purposes of simplicity. - In a preferred embodiment, the electrically
conductive filament 140 is made of an electrically conductive paste, which may be deposited through a layer-wise additive manufacturing process to form the free-formed, self-supportedinterconnect pillar 120, as exemplified inFIGS. 2B and 2C . For example, thefilament 140 may be deposited as a series ofsingle layers 142, or traces, as thenozzle 150 moves across thesubstrate 112, such as from left to right as viewed inFIG. 2B . In this manner, the free-formed, self-supportedinterconnect pillar 120 may be formedlayer 142 bylayer 142, extending upright and away from the baseelectronic components 116, until the fully-formedinterconnect pillar 120 reaches a desired dimension (shown inFIG. 2C , for example). The term “layer” as used herein means one or more levels, or of potentially patterned strata, and not necessarily a continuous phase. Optionally, thefilament 140 may be solidified, such as through temperature treatment or air drying, beforesubsequent layers 142 are deposited. Alternatively or additionally, thefilament 140 may be deposited in a single extrusion step to fully form the free-formed, self-supportedinterconnect pillar 120 extending upright from the baseelectronic component 116. For example, thefilament 140 may be deposited on the baseelectronic component 116, and as thefilament 140 continuously flows through thenozzle 150, thenozzle 150 may move away from the base component 116 (i.e., upward, as viewed inFIG. 2B ) to free-form a single (e.g., cylindrical) self-supported interconnect pillar, or other non-layered interconnect structure extending upright and having a length greater than its width. - The additive manufacturing process for free-forming the self-supported
interconnect pillar 120 may include methods such as Selective Laser Sintering (SLS), Stereolithography (SLA), micro-stereolithography, Laminated Object Manufacturing (LOM), Fused Deposition Modeling (FDM), MultiJet Modeling (MJM), direct-write, inkjet fabrication, and micro-dispense. Areas of substantial overlap can exist between many of these methods, which can be chosen as needed based on the materials, tolerances, size, quantity, accuracy, cost structure, critical dimensions, and other parameters defined by the requirements of the object or objects to be made. - Advantageously, the
interconnect pillars 120 may be free-formed by depositing thefilament 140, in situ, directly on the one or moreelectronic components electronic components interconnect pillars 120 in their unique intended position on the baseelectronic components 116 disposed on thebase substrate 112 and/or the coverelectronic components 118 disposed on thecover substrate 114, and not preformed or prefabricated into a predefined shape, nor subtractively machined or etched. - In addition, the free-formed
interconnect pillars 120 may be deposited with the electricallyconductive filament 140 such that theinterconnect pillars 120 are self-supported structures capable of extending upright without the need for extraneous scaffolding that must subsequently be machined or etched away, and without the need for other support structures, such as via paths machined into the substrate, and the like. Accordingly, the term “self-supported” as used herein includes formation of theinterconnect pillars 120 such that theinterconnect pillar 120 may support itself independently along at least a majority of its longitudinal length, and preferably entirely unsupported along a length thereof. - Such a free-formed, self-supported
interconnect pillar 120 may enhance tailorability in theelectronic module 110 design and may also reduce the complexity of the interconnect structure. For example, as exemplified inFIG. 2C , by depositing the electricallyconductive filament 140 in situ at unique intended positions on the baseelectronic components 116, the free-formed, self-supportedinterconnect pillars 120 may be formed with varying lengths (L) to better accommodate for the non-planarity of the externally addressable faces (e.g., 139) betweenelectronic components interconnect pillar 120. In this manner, the size and shape of eachinterconnect pillar 120 may be customized to match an individual topology not constrained by bulk manufacturing processes and tolerances. In addition, by depositing the electricallyconductive filament 140 to free-form the self-supportedinterconnect pillars 120, inessential subtractive machining or etching steps may be reduced or eliminated. As such, the flexibility in design of suchelectronic modules 110 may be enhanced and the speed, cost, and yield to manufacture suchelectronic modules 110 may be improved. - A further advantage to providing the free-formed, self-supported
interconnect pillars 120 in the manner described above is that such a configuration may enable improved compactness of theelectronic module 110 by establishing an electrical path to the coverelectronic components 118 disposed on the increased substrate area provided by thecover substrate 114. In addition, by providing theinterconnect pillars 120 with sufficient length to adequately space the coverelectronic components 118 from the baseelectronic components 116, the thermal performance of theelectronic module 110 may be improved as the higher heat generating components may be adequately separated from lower heat generating components. - The free-formed, self-supported
interconnect pillars 120 may also improve operational efficiency and reduce transmission losses of the electrical signals in theelectronic module 110 by providing straight and/or predominately direct electrical paths between the respectiveelectronic components FIG. 2F , the externally addressable faces (e.g., 139) of the baseelectronic components 116 may be aligned with and opposingly face the externally addressable faces of the coverelectronic components 118, such that the free-formed, self-supportedinterconnect pillars 120 may be formed perpendicularly and extend vertically with respect to the externally addressable faces (e.g., 139) of the respectiveelectronic components interconnect pillars 120 may reduce complexity in electronic module design and may limit or eliminate the use of substrate area that would otherwise be required for the interconnect path. - In a preferred embodiment, the free-formed, self-supported
interconnect pillar 120 has a longitudinal length (L) that is greater than its transverse width (W) (or diameter). In particular, the length to width aspect ratio of the free-formed, self-supportedinterconnect pillar 120 is at least 2:1, preferably at least 3:1, more preferably 5:1, and optionally 8:1 or greater, including all ranges and subranges therebetween. Such a configuration of the free-formed, self-supportedinterconnect pillar 120 may provide adequate spacing for improved thermal performance and compactness, may improve operational efficiency and reduce transmission losses, and/or may enable the interconnect structure to be free-formed and self-supported for improved manufacturing efficiency. The higher aspect ratio may also enable a more dense interconnect structure, thereby requiringless MMIC 132 and/orASIC 130 footprint. - Depending at least in part on the shape of the
extrusion nozzle 150, the extrudedfilament 140 and/or the correspondinginterconnect pillar 120 may in some embodiments have a substantially cylindrical shape. Because the extruded and depositedfilament 140 may undergo a settling process, or in some cases a solidification process (for example, air-drying or thermal treatment, such as sintering or curing) after being deposited in the one ormore layers 142 on theelectronic module 116, the transverse cross-sectional shape of theinterconnect pillar 120 may include some distortions from an exact circle. Theinterconnect pillar 120 may therefore be described as having a substantially cylindrical shape, which is defined herein as having a cylindrical shape or a distorted cylindrical shape. Alternatively or additionally, thefilament 140 may be deposited from anozzle 150 that does not have a circular cross-section; for example, the transverse cross-section of the nozzle may be rectangular, square, hexagonal, or other polygonal shape, in which case the transverse cross-sectional shape of theinterconnect pillar 120 corresponds with the shape of thenozzle 150. - The electrically
conductive filament 140 and/or the corresponding structure of theinterconnect pillar 120 may have a diameter (or width, W) of from about 1 mil (25 microns) to about 100 mils (2.54 mm), more preferably from about 3 mils (76 microns) to 8 mils (203 microns), most preferably 6 mils (152 microns). The unsupported length (L) of the free-formedinterconnect pillar 120, as measured along its longitudinal axis, may be from about 5 mils (127 microns) to about 500 mils (12.7 mm), more preferably about 10 mils (254 microns) to about 50 mils (1,270 microns), and most preferably about 30 mils (762 microns). As discussed above, the length (L) to width (W) (or diameter) aspect ratio of the free-formed, self-supportedinterconnect pillar 120 may be at least about 3:1, and more preferably about 5:1. - The electrically
conductive filament 140, such as that made of an electrically conductive paste, may be designed with an appropriate chemistry and viscosity to enable the free-formed extrusion through thenozzle 150 and to provide the self-supported interconnect pillar structure. Preferably, the electrically conductive paste has thixotropic shear thinning behavior that enables the paste to be extruded through thenozzle 150 and yet be able to retain a self-supported shape of the depositedlayer 142, or a self-supported shape of theentire interconnect pillar 120, after exiting thenozzle 150. In addition, it may be preferable that the electrically conductive paste has chemical compatibility and good wetting behavior with theelectronic component electronic component conductive filament 140 and/or the free-formedinterconnect pillar 120 may form a strong interface with theelectronic component interconnect structure 120. - Due to the desired functionality of the free-formed, self-supported
interconnect pillars 120, it may be preferred that the electricallyconductive filament 140 and/or the correspondinginterconnect pillar 120 exhibits a sufficiently high electrical conductivity. For example, the electrical conductivity of thefilament 140 may be on the order of about 1×107 siemensper meter, preferably at least about 2.5×107 siemensper meter, and more preferably greater than 3×107 siemens per meter at standard temperature and pressure. The electricallyconductive filament 140 may comprise an electrically conductive material, such as a transition metal, an alkali metal, an alkaline earth metal, a rare earth metal, or carbon. For example, the conductive material may include an electrically conductive material selected from the group consisting of: silver, copper, lead, tin, lithium, gold, platinum, titanium, tungsten, zirconium, iron, nickel, zinc, aluminum, magnesium, and carbon (e.g., graphite, graphene, carbon nanotubes). - In addition, due to the
interconnect pillar 120 being engaged at its opposite ends between thebase substrate 112 and thecover substrate 114, and theelectronic components FIG. 2E ), it may be preferable that the interconnect pillar have sufficient compressive strength. It may also be preferred that theinterconnect pillar 120 has a coefficient of thermal expansion similar to the module housing itself to limit compressive stresses from accumulating in theinterconnect pillar 120 as theinterconnect pillar 120 heats and expands due to heat generated by theelectronic components - The free-formed, self-supported
interconnect pillar 120 may preferably have a substantially uniform transverse cross-sectional width (W) (or diameter) along the entire unsupported length of theinterconnect pillar 120, however, some distortions may occur due to settling or solidification of the depositedfilament 140. It may also preferable that the free-formed, self-supportedinterconnect pillar 120 has uniform material properties, such as electrical conductivity, through both its transverse cross-section and along its longitudinal length. Alternatively, theinterconnect pillar 120 may be a functionally graded component having varying material properties for enabling modification or modulation of the electrical signal as required. -
FIG. 3 shows a photograph of an exemplary free-formed, self-supportedinterconnect pillar 220 having a substantially cylindrical shape. Theinterconnect pillar 220 was made from a silver nanopaste that was deposited in a single vertical pass, or trace, extending away from the base. The height (or unsupported length, L) of theinterconnect pillar 220 is about 29 mils (737 microns) and the width (W) (or diameter) is about 6 mils (152 microns), such that the length to width aspect ratio is about 5:1. The free-formed, self-supportedinterconnect pillar 220 has a relatively high electrical conductivity of about 85% that of the electrical conductivity of gold. - Turning now to
FIG. 2D , after depositing the electricallyconductive filament 140 and free-forming the self-supportedinterconnect pillars 120, the exemplary process of assembling theelectronic module 110 may optionally include a step of attaching a compressibleelectrical interposer 160 at a free-end 124 of the free-formed, self-supportedinterconnect pillar 120. Accordingly, when theinterconnect pillars 120 electrically connect the baseelectronic components 116 to the cover electronic components 118 (as shown inFIG. 2F ), thecompressible interposers 160 may be electrically interposed in the electrical path. In this manner, theinterconnect pillars 120 may provide an electrical connection between the respectiveelectronic components - The
electrical interposer 160 may have sufficient compliance or compressibility to accommodate for compressive engagement between the coverelectronic component 114 and the free-end 124 of theinterconnect pillar 120, which may reduce compressive stresses on theinterconnect pillar 120. The compressibleelectrical interposer 160 may also have sufficient spring back to accommodate for slight variations in the overall height of therespective interconnect pillars 120 as thecover substrate 114 is attached to thebase substrate 116, and as the coverelectronic components 118 engage the compressible interposers 160 (as shown inFIGS. 2E and 2F , for example). The compressibleelectrical interposer 160 may also provide for improved contact area between theinterconnect pillar 120 and the coverelectronic component 118. In some embodiments, the compressibleelectrical interposer 160 may have approximately the same width (or diameter) as theinterconnect pillar 120. The compressibleelectrical interposer 160 may provide low signal losses or distortion of the electrical signal betweenelectronic components electrical interposer 160 may constitute less than 20% of the length of the electrical path betweenelectronic components - The compressible
electrical interposer 160 may be made from an electrically conductive elastomeric material, such as a silicon-based rubber having electrically conductive particles or fibers dispersed therein. Alternatively, the compressibleelectrical interposer 160 may be made from one or more electrically conductive wires, or filaments, compacted into a compressible interposer configuration, for example, cylindrical. The conductive wire or filaments of theinterposer 160 may be made from gold-plated beryllium copper alloy (Au/BeCu) or a gold-plated molybdenum alloy (Au/Mo), for example. - Referring now to
FIG. 2E , an exemplary process step of attaching thecover substrate 114 to thebase substrate 112 to electrically connect the coverelectronic components 118 with the baseelectronic components 116 via theinterconnect pillars 120, and optionally thecompressible interposers 160, is shown. In the illustrated embodiment, thecover substrate 114 is arranged over thebase substrate 112, and the respective coverelectronic components 118 are directly aligned with, and opposingly face, the baseelectronic components 116 to electrically connect with the vertical andstraight interconnect pillars 120. As thecover substrate 114 is lowered to attach to thebase substrate 112, theinterposers 160 are compressed and simultaneously thecover substrate 114 may engage a hermetic seal member (not shown) on the base substrate 112 (or upright sidewalls of the base substrate 112) to form a hermetically sealed internal cavity 170 (shown inFIG. 2F ) that prevents contaminants or moisture from entering theinternal cavity 170. In this manner, all of theelectronic components output interfaces 136, for example, may be completely contained within the hermetically sealedinternal cavity 170. Thecover substrate 114 may be fixedly attached to thebase substrate 112 with a laser weld or adhesive, for example an epoxy resin or solder, in a suitable manner well-known in the art. - In
FIG. 2F , a cooling means 180 is shown attached to the exterior surface of thecover substrate 114 opposite the coverelectronic components 118. The cooling means 180 may be a thermal mass, such as a block of steel, or a heat exchanger, such as a cold plate, a chiller, or a plate-fin heat exchanger. The cooling means 180 may be used to actively or passively cool the coverelectronic components 118 by providing a direct path for thermal energy through thecover substrate 114. Preferably, thecover substrate 114 is configured to have a relatively high thermal conductivity for more effectively cooling the high heat-generating components. The cooling means 180 may be mounted and attached to thecover substrate 114 in a well-known manner using conventional methods, for example, with the use of adhesives, such as epoxy. The adhesive used for attaching the cooling means 180 may be configured to also have high thermal conductivity, for example, with the addition of thermally conductive additives. - Although the invention has been shown and described with respect to a certain embodiment or embodiments, it is obvious that equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described elements (components, assemblies, devices, compositions, etc.), the terms (including a reference to a “means”) used to describe such elements are intended to correspond, unless otherwise indicated, to any element which performs the specified function of the described element (i.e., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary embodiment or embodiments of the invention. In addition, while a particular feature of the invention may have been described above with respect to only one or more of several illustrated embodiments, such feature may be combined with one or more other features of the other embodiments, as may be desired and advantageous for any given or particular application.
Claims (20)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/879,191 US9603283B1 (en) | 2015-10-09 | 2015-10-09 | Electronic module with free-formed self-supported vertical interconnects |
PCT/US2016/045775 WO2017062094A1 (en) | 2015-10-09 | 2016-08-05 | Electronic module with free-formed self-supported vertical interconnects |
EP16757759.2A EP3360161B1 (en) | 2015-10-09 | 2016-08-05 | Method for assembling an electronic module with free-formed self-supported vertical interconnects |
KR1020197030647A KR102380849B1 (en) | 2015-10-09 | 2016-08-05 | Electronic module with free-formed self-supported vertical interconnects |
KR1020187012698A KR20180064477A (en) | 2015-10-09 | 2016-08-05 | Electronic modules with free-form self-supporting vertical interconnects |
JP2018517365A JP6913675B2 (en) | 2015-10-09 | 2016-08-05 | Electronic module with free-form self-supporting vertical interconnect |
CN201680057115.1A CN108140638B (en) | 2015-10-09 | 2016-08-05 | Electronic module with free-formed self-supporting vertical interconnects |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/879,191 US9603283B1 (en) | 2015-10-09 | 2015-10-09 | Electronic module with free-formed self-supported vertical interconnects |
Publications (2)
Publication Number | Publication Date |
---|---|
US9603283B1 US9603283B1 (en) | 2017-03-21 |
US20170105311A1 true US20170105311A1 (en) | 2017-04-13 |
Family
ID=56802668
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/879,191 Active US9603283B1 (en) | 2015-10-09 | 2015-10-09 | Electronic module with free-formed self-supported vertical interconnects |
Country Status (6)
Country | Link |
---|---|
US (1) | US9603283B1 (en) |
EP (1) | EP3360161B1 (en) |
JP (1) | JP6913675B2 (en) |
KR (2) | KR20180064477A (en) |
CN (1) | CN108140638B (en) |
WO (1) | WO2017062094A1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019066998A1 (en) * | 2017-09-30 | 2019-04-04 | Intel Corporation | Stacked package with electrical connections created using high throughput additive manufacturing |
WO2019066990A1 (en) * | 2017-09-30 | 2019-04-04 | Intel Corporation | Package with thermal interface material retaining structures on die and heat spreader |
WO2019066989A1 (en) * | 2017-09-30 | 2019-04-04 | Intel Corporation | Substrate integrated posts and heat spreader customization for enhanced package thermomechanics |
US10446466B1 (en) * | 2018-05-03 | 2019-10-15 | Raytheon Company | Mechanically improved microelectronic thermal interface structure for low die stress |
WO2022107122A1 (en) * | 2020-11-22 | 2022-05-27 | Massivit 3D Printing Technologies Ltd. | Automated manufacture of 3d objects from composite material |
US20220246543A1 (en) * | 2021-01-29 | 2022-08-04 | Raytheon Company | Composite structure for image plane normalization of a microelectronic hybrid device |
CN115513191A (en) * | 2022-09-16 | 2022-12-23 | 华为数字能源技术有限公司 | Packaging devices, packaging modules and electronic equipment |
DE102023202158A1 (en) | 2023-03-10 | 2024-09-12 | Robert Bosch Gesellschaft mit beschränkter Haftung | Power semiconductor module and method for its manufacture |
EP4346590A4 (en) * | 2021-05-31 | 2024-10-30 | Medtrum Technologies Inc. | ANALYTE DETECTION DEVICE WITH PRINTED CIRCUIT BOARD AND SHELL INTEGRATION |
EP4346589A4 (en) * | 2021-05-31 | 2024-10-30 | Medtrum Technologies Inc. | ANALYTE DETECTION DEVICE WITH CIRCUIT BOARD AND SHELL INTEGRATION |
WO2025046562A1 (en) * | 2023-08-28 | 2025-03-06 | Rafael Advanced Defense Systems Ltd. | Additive manufacturing of standoffs between integrated circuit and printed circuit board |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3454370B1 (en) * | 2017-09-11 | 2020-09-09 | Nokia Technologies Oy | Package, and method of manufacturing a package comprising an enclosure and an integrated circuit |
Family Cites Families (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4868712A (en) | 1987-02-04 | 1989-09-19 | Woodman John K | Three dimensional integrated circuit package |
US4733293A (en) | 1987-02-13 | 1988-03-22 | Unisys Corporation | Heat sink device assembly for encumbered IC package |
US5403784A (en) | 1991-09-03 | 1995-04-04 | Microelectronics And Computer Technology Corporation | Process for manufacturing a stacked multiple leadframe semiconductor package using an alignment template |
KR100280762B1 (en) | 1992-11-03 | 2001-03-02 | 비센트 비.인그라시아 | Thermally Reinforced Semiconductor Devices Having Exposed Backsides and Methods of Manufacturing the Same |
US5471027A (en) * | 1994-07-22 | 1995-11-28 | International Business Machines Corporation | Method for forming chip carrier with a single protective encapsulant |
US5766975A (en) * | 1995-01-09 | 1998-06-16 | Integrated Device Technology, Inc. | Packaged integrated circuit having thermal enhancement and reduced footprint size |
US6002177A (en) | 1995-12-27 | 1999-12-14 | International Business Machines Corporation | High density integrated circuit packaging with chip stacking and via interconnections |
US5847929A (en) | 1996-06-28 | 1998-12-08 | International Business Machines Corporation | Attaching heat sinks directly to flip chips and ceramic chip carriers |
JPH11238962A (en) * | 1998-02-20 | 1999-08-31 | Toshiba Corp | Manufacture of semiconductor device and the semiconductor device |
TW495943B (en) | 2001-04-18 | 2002-07-21 | Siliconware Precision Industries Co Ltd | Semiconductor package article with heat sink structure and its manufacture method |
US6856007B2 (en) | 2001-08-28 | 2005-02-15 | Tessera, Inc. | High-frequency chip packages |
TWI225352B (en) * | 2002-01-29 | 2004-12-11 | Anytime Pte Ltd | Apparatus and method for preventing digital media piracy |
JP4601892B2 (en) * | 2002-07-04 | 2010-12-22 | ラムバス・インコーポレーテッド | Semiconductor device and bump manufacturing method of semiconductor chip |
JP2004228375A (en) | 2003-01-23 | 2004-08-12 | Seiko Epson Corp | Bump formation method, device, and electronic apparatus |
US6932618B1 (en) * | 2003-05-14 | 2005-08-23 | Xilinx, Inc. | Mezzanine integrated circuit interconnect |
JP4427298B2 (en) * | 2003-10-28 | 2010-03-03 | 富士通株式会社 | Multi-step bump formation method |
JP4677991B2 (en) * | 2004-12-02 | 2011-04-27 | 株式会社村田製作所 | Electronic component and manufacturing method thereof |
KR101206030B1 (en) | 2006-01-25 | 2012-11-28 | 삼성전자주식회사 | RF module, multi RF module, and method of fabricating thereof |
JP4445511B2 (en) | 2007-03-23 | 2010-04-07 | 株式会社東芝 | Multi-chip semiconductor device |
JP2009076562A (en) * | 2007-09-19 | 2009-04-09 | Nec Corp | Electronic device and electrode connecting method |
US7554189B1 (en) * | 2008-03-03 | 2009-06-30 | Universal Scientific Industrial Co., Ltd. | Wireless communication module |
WO2009110414A1 (en) * | 2008-03-05 | 2009-09-11 | 株式会社村田製作所 | Method for forming bump |
JP5203032B2 (en) * | 2008-04-28 | 2013-06-05 | 本田技研工業株式会社 | Pressure contact type semiconductor device |
US8354740B2 (en) | 2008-12-01 | 2013-01-15 | Alpha & Omega Semiconductor, Inc. | Top-side cooled semiconductor package with stacked interconnection plates and method |
US7642128B1 (en) | 2008-12-12 | 2010-01-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP |
US8147910B2 (en) * | 2009-02-24 | 2012-04-03 | Objet Ltd. | Method and apparatus for three-dimensional printing |
JP2010238825A (en) * | 2009-03-30 | 2010-10-21 | Murata Mfg Co Ltd | Conductive ink, method of forming bump, and electronic component |
US20130002285A1 (en) * | 2010-03-10 | 2013-01-03 | Johnstech International Corporation | Electrically Conductive Pins For Microcircuit Tester |
US9385095B2 (en) * | 2010-02-26 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US8097490B1 (en) | 2010-08-27 | 2012-01-17 | Stats Chippac, Ltd. | Semiconductor device and method of forming stepped interconnect layer for stacked semiconductor die |
US8697492B2 (en) * | 2010-11-02 | 2014-04-15 | Tessera, Inc. | No flow underfill |
EP2457719A1 (en) * | 2010-11-24 | 2012-05-30 | Nederlandse Organisatie voor toegepast- natuurwetenschappelijk onderzoek TNO | Interconnect structure and method for producing same |
US9312218B2 (en) * | 2011-05-12 | 2016-04-12 | Stats Chippac, Ltd. | Semiconductor device and method of forming leadframe with conductive bodies for vertical electrical interconnect of semiconductor die |
CN103035631B (en) | 2011-09-28 | 2015-07-29 | 万国半导体(开曼)股份有限公司 | Combine the semiconductor device and manufacture method thereof that encapsulate high-end and low side chip |
JP5920077B2 (en) * | 2012-07-13 | 2016-05-18 | 富士電機株式会社 | Semiconductor device manufacturing method and semiconductor device |
US8659153B2 (en) | 2012-07-16 | 2014-02-25 | Micron Technology, Inc. | Pillar on pad interconnect structures, semiconductor dice and die assemblies including such interconnect structures, and related methods |
US8963135B2 (en) | 2012-11-30 | 2015-02-24 | Intel Corporation | Integrated circuits and systems and methods for producing the same |
JP6213946B2 (en) * | 2013-03-29 | 2017-10-18 | 国立研究開発法人産業技術総合研究所 | Circuit board bonding method and semiconductor module manufacturing method |
BR112015032543A2 (en) | 2013-06-24 | 2017-08-22 | President and Fellows of Harvad College | PRINTED THREE DIMENSIONAL (3D) FUNCTIONAL PART, PRINTING METHOD OF A THREE DIMENSIONAL (3D) FUNCTIONAL PART AND 3D PRINTER |
-
2015
- 2015-10-09 US US14/879,191 patent/US9603283B1/en active Active
-
2016
- 2016-08-05 KR KR1020187012698A patent/KR20180064477A/en not_active Ceased
- 2016-08-05 EP EP16757759.2A patent/EP3360161B1/en active Active
- 2016-08-05 JP JP2018517365A patent/JP6913675B2/en active Active
- 2016-08-05 CN CN201680057115.1A patent/CN108140638B/en active Active
- 2016-08-05 KR KR1020197030647A patent/KR102380849B1/en active Active
- 2016-08-05 WO PCT/US2016/045775 patent/WO2017062094A1/en active Application Filing
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US12033914B2 (en) | 2017-09-30 | 2024-07-09 | Intel Corporation | Package with thermal interface material retaining structures on die and heat spreader |
WO2019066990A1 (en) * | 2017-09-30 | 2019-04-04 | Intel Corporation | Package with thermal interface material retaining structures on die and heat spreader |
WO2019066989A1 (en) * | 2017-09-30 | 2019-04-04 | Intel Corporation | Substrate integrated posts and heat spreader customization for enhanced package thermomechanics |
US11227859B2 (en) | 2017-09-30 | 2022-01-18 | Intel Corporation | Stacked package with electrical connections created using high throughput additive manufacturing |
US11328979B2 (en) | 2017-09-30 | 2022-05-10 | Intel Corporation | Substrate integrated posts and heat spreader customization for enhanced package thermomechanics |
US11387161B2 (en) | 2017-09-30 | 2022-07-12 | Intel Corporation | Package with thermal interface material retaining structures on die and heat spreader |
WO2019066998A1 (en) * | 2017-09-30 | 2019-04-04 | Intel Corporation | Stacked package with electrical connections created using high throughput additive manufacturing |
US10446466B1 (en) * | 2018-05-03 | 2019-10-15 | Raytheon Company | Mechanically improved microelectronic thermal interface structure for low die stress |
WO2022107122A1 (en) * | 2020-11-22 | 2022-05-27 | Massivit 3D Printing Technologies Ltd. | Automated manufacture of 3d objects from composite material |
US20220246543A1 (en) * | 2021-01-29 | 2022-08-04 | Raytheon Company | Composite structure for image plane normalization of a microelectronic hybrid device |
US12087704B2 (en) * | 2021-01-29 | 2024-09-10 | Raytheon Company | Composite structure for image plane normalization of a microelectronic hybrid device |
EP4346590A4 (en) * | 2021-05-31 | 2024-10-30 | Medtrum Technologies Inc. | ANALYTE DETECTION DEVICE WITH PRINTED CIRCUIT BOARD AND SHELL INTEGRATION |
EP4346589A4 (en) * | 2021-05-31 | 2024-10-30 | Medtrum Technologies Inc. | ANALYTE DETECTION DEVICE WITH CIRCUIT BOARD AND SHELL INTEGRATION |
EP4340017A1 (en) * | 2022-09-16 | 2024-03-20 | Huawei Digital Power Technologies Co., Ltd. | Packaging device, packaging module, and electronic device |
CN115513191A (en) * | 2022-09-16 | 2022-12-23 | 华为数字能源技术有限公司 | Packaging devices, packaging modules and electronic equipment |
DE102023202158A1 (en) | 2023-03-10 | 2024-09-12 | Robert Bosch Gesellschaft mit beschränkter Haftung | Power semiconductor module and method for its manufacture |
WO2025046562A1 (en) * | 2023-08-28 | 2025-03-06 | Rafael Advanced Defense Systems Ltd. | Additive manufacturing of standoffs between integrated circuit and printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
KR102380849B1 (en) | 2022-03-31 |
US9603283B1 (en) | 2017-03-21 |
CN108140638B (en) | 2021-09-14 |
JP2018534771A (en) | 2018-11-22 |
KR20190120454A (en) | 2019-10-23 |
CN108140638A (en) | 2018-06-08 |
KR20180064477A (en) | 2018-06-14 |
JP6913675B2 (en) | 2021-08-04 |
EP3360161B1 (en) | 2025-02-12 |
WO2017062094A1 (en) | 2017-04-13 |
EP3360161A1 (en) | 2018-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9603283B1 (en) | Electronic module with free-formed self-supported vertical interconnects | |
CN109841580B (en) | Microelectronic assembly with integrated heat dissipation pillars, system including the same, and method of making | |
EP1186033B1 (en) | Carrier for electronic components and a method for manufacturing a carrier | |
CN101847589B (en) | Method for manufacturing a rigid power module suited for high-voltage applications | |
US20100308453A1 (en) | Integrated circuit package including a thermally and electrically conductive package lid | |
US20120244697A1 (en) | Method for fabricating a semiconductor device | |
CN112335034B (en) | Semiconductor devices | |
US20170011991A1 (en) | Assembly comprising an element that is capable of transmitting heat, a film of a polymer that is a good thermal conductor and electrical insulator, a sintered joint and a radiator and manufacturing method | |
CN105790071A (en) | High-power semiconductor laser and preparation method thereof | |
Kim et al. | A direct bond fabrication process for compact GaN intelligent power modules on liquid coolers for EV applications | |
KR20180087330A (en) | Metal slug for double sided cooling of power module | |
US20240087984A1 (en) | Semiconductor module assembly having a cooling body and at least one semiconductor module | |
JP6935976B2 (en) | Power modules and how to manufacture power modules | |
CN211150511U (en) | Basic circuit board | |
CN115206891A (en) | Semiconductor circuit for improving bonding force of substrate and sealing layer and manufacturing method thereof | |
JP3447043B2 (en) | Package for electronic components | |
US20240057255A1 (en) | Method of manufacturing a printed circuit board assembly | |
JP2004055985A (en) | Ceramic package and electronic apparatus | |
US20230197597A1 (en) | Configurable metal - insulator - metal capacitor and devices and processes implementing the same | |
US20230122242A1 (en) | Thermal Isolation Between Embedded MECA Modules | |
US20230369160A1 (en) | Semiconductor Device Package Thermally Coupled to Passive Element | |
JPH11297909A (en) | Metallic plate for radiating heat and package for electronic parts using it | |
JP3640238B2 (en) | Metal plate for heat dissipation and electronic component package using the same | |
JP2000114441A (en) | Multilayer metal plate and its manufacture | |
CN115732437A (en) | Chip packaging structure and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RAYTHEON COMPANY, MASSACHUSETTS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PILLANS, BRANDON W.;MCSPADDEN, JAMES;REEL/FRAME:036763/0407 Effective date: 20151008 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |