+

US20150060123A1 - Locking dual leadframe for flip chip on leadframe packages - Google Patents

Locking dual leadframe for flip chip on leadframe packages Download PDF

Info

Publication number
US20150060123A1
US20150060123A1 US14/017,800 US201314017800A US2015060123A1 US 20150060123 A1 US20150060123 A1 US 20150060123A1 US 201314017800 A US201314017800 A US 201314017800A US 2015060123 A1 US2015060123 A1 US 2015060123A1
Authority
US
United States
Prior art keywords
frame portion
metal frame
protruding features
apertures
leadframe
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/017,800
Inventor
Lee Han Meng @ Eugene Lee
Sueann Lim Wei Fen
Anis Fauzi Bin Abdul Aziz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US14/017,800 priority Critical patent/US20150060123A1/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AZIZ, ANIS FAUZI BIN ABDUL, FEN, SUEANN LIM WEI, LEE HAN MENG@EUGENE LEE,
Publication of US20150060123A1 publication Critical patent/US20150060123A1/en
Priority to US15/645,272 priority patent/US11056462B2/en
Priority to US15/674,983 priority patent/US10541225B2/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: LIM, WEI FEN SUEANN
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49537—Plurality of lead frames mounted in one device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device

Definitions

  • Disclosed embodiments relate to flip chip on leadframe packages.
  • Leadframe packages are well known and widely used in the electronics industry to house, mount, and interconnect a variety of different integrated circuits (ICs).
  • a conventional leadframe is typically die-stamped from a sheet of flat-stock metal, and includes a plurality of metal leads temporarily held together in a planar arrangement about a central region during package manufacture by a rectangular frame including a plurality of expendable “dam-bars.”
  • a mounting die pad for a semiconductor die is supported in the central region by “tie-bars” that attach to the frame.
  • the leads extend from a first end integral with the frame to an opposite second end adjacent to, but spaced apart from the die pad.
  • an IC die having solder bumps on its bond pads on the topside of the die is flipped (topside/circuit side) onto a leadframe, where the die is bonded to the die pad and is electrically coupled to the wire bond pads through re-flowing of the solder bumps.
  • One problem with flip chip on leadframe packages resulting in rejected devices is lack of solder ball attachment to the wire bond pads of the leadframe causing electrical opens which can occur due to lack of leadframe co-planarity.
  • One solution to this problem involves increasing the solder ball size which can help somewhat to resolve this issue.
  • increasing the solder ball size has disadvantages including an increased incidence of solder ball collapse and solder smearing which each can cause yield loss.
  • Disclosed embodiments include a locking dual leadframe (LDLF) which includes a top metal frame portion including a die pad and protruding features and a bottom metal frame portion having apertures positioned lateral to the die pad area sized and positioned so that when the frame portions are pressed together the protruding features penetrate into the apertures to enable a locking feature.
  • the locking feature resists loss of planarity during assembly which helps solve the solder ball detach problem for flip chip on lead package technology caused by lack of leadframe co-planarity noted for known conventional LFs.
  • Disclosed embodiments recognize the lack of leadframe coplanarity for flip chip on leadframe packages is generally due to leadframe warpage as the leadframe goes through several heated reflow processes. Also, leadframe sheet handing during transfer for each different process during assembly can lead to a loss of leadframe co planarity. With flip chip on leadframe packages having disclosed leadframes including disclosed locking feature(s), warpage is minimized or at least the warpage on the top and bottom metal frame portions is in same direction, so the assembly stack components within the later formed molded package will remain essentially intact during the pre-molding assembly steps.
  • FIG. 1 is a flow chart that shows steps in an example method of assembling a flip chip on a leadframe package using a disclosed LDLF, according to an example embodiment.
  • FIG. 2A is a cross sectional depiction of an example flip chip on leadframe package including a disclosed LDLF before singulation, according to an example embodiment.
  • FIG. 2B is a cross sectional depiction of another example flip chip on leadframe package including a disclosed LDLF before singulation, according to an example embodiment.
  • FIGS. 3A-D is a top view depiction of a top side of a leadframe sheet, a close up on a section of the bottom side of the top metal frame portion showing button shaped protruding features including necking, a section of a bottom metal frame portion having apertures comprising circular holes, and a depiction in FIG. 3D of the sections shown in FIG. 3B and FIG. 3C after being locked together, respectively, demonstrating button mating, according to an example embodiment.
  • FIGS. 4A-D is a top view depiction of a top side of a leadframe sheet, a close up on a section of the bottom side of the top metal frame portion showing a “U” shape feature with side necking, a section 420 of a bottom metal frame portion having apertures comprising circular holes, and a depiction in FIG. 4D of the sections in FIG. 4B and FIG. 4C after being locked together, respectively, demonstrating “U” shape mating, according to an example embodiment.
  • FIGS. 5A-D is a top view depiction of a top side of a leadframe sheet, a close up on a section of the bottom side of the top metal frame portion showing a linear frame feature, a section of a bottom metal frame portion having apertures a comprising a longitudinal hole, and a depiction in FIG. 5D of the sections in FIG. 5B and FIG. 5C after being locked together, respectively, demonstrating stapler mating, according to an example embodiment.
  • FIG. 6 is a depiction of an example flip chip on a leadframe package after singulation.
  • Example embodiments are described with reference to the drawings, wherein like reference numerals are used to designate similar or equivalent elements. Illustrated ordering of acts or events should not be considered as limiting, as some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this disclosure.
  • FIG. 1 is a flow chart that shows steps in an example method 100 of assembling a flip chip on a leadframe package using a disclosed LDLF, according to an example embodiment.
  • Step 101 comprises providing a LDLF including a top metal frame portion including a die pad and protruding features and a bottom metal frame portion having apertures positioned lateral to an area of the die pad.
  • the protruding features and apertures are similarly sized and alignable so that when the top metal frame portion is pressed together with the bottom metal frame portion the protruding features penetrate the apertures to permit locking together.
  • the top metal frame portion and bottom metal frame portion are generally both parts of leadframe sheets including a plurality of frame portions.
  • the top metal frame portion and bottom metal frame portion can both including optional metal plating layers.
  • the protruding features are generally part of top metal frame portion which can be formed through a metal stamping process, so that the protruding feature are an integral part of the top metal leadframe portion.
  • the protruding features are generally slightly smaller in area as compared to the apertures to permit fitting therethrough and longer than a thickness of the bottom metal frame portion.
  • the top metal frame portion and bottom metal frame portion are both about 7 to 9 mm thick, and the protruding features are about 20 mm long.
  • Step 102 comprises mounting a flipped integrated circuit (IC) die having a bottomside and a topside including circuitry (including transistor(s)) connected to bond pads having solder balls on the bond pads with the topside down onto the die pad area of the top metal frame portion.
  • Step 103 comprises aligning the top metal frame portion to the bottom metal frame portion so that the protruding features are aligned to the apertures.
  • the respective frame portions can include pilot holes located on top and bottom area of the frame portions which can be used for alignment (e.g., optical alignment) between the respective frame portions.
  • Step 104 comprises pressing the bottomside of the IC die onto a top surface of the bottom metal frame portion having a die attach material thereon, wherein the protruding features penetrate into the apertures.
  • a mechanical press can be used for the pressing along with optional heating.
  • Subsequent assembly steps generally include reflowing the solder, molding with a mold material, then singulating the leadframe sheets into individual packaged devices. Singulation cuts around mold material, where the disclosed locking features are generally beyond the mold material and are thus removed by the singulation (e.g., see flip chip on leadframe package 600 in FIG. 6 described below).
  • top metal frame portion includes routing for adding discrete devices (e.g., passives) within the package, such as depicted in FIG. 6 , this arrangement may reduce the routing possibilities as it will consume some area that otherwise can be used for routing lines.
  • discrete devices e.g., passives
  • FIG. 2A is a cross sectional depiction of an example flip chip on leadframe package 200 including a disclosed LDLF before singulation, according to an example embodiment.
  • the LDLF includes a top metal frame portion 210 including protruding features 225 being button shaped including necking (see FIG. 3B described below) and a die pad area 210 a, and a bottom metal frame portion 220 having apertures 220 a positioned lateral to the die pad area 210 a sized and alignable so that when the top metal frame portion 210 is pressed together with the bottom metal frame portion 220 the protruding features penetrate into the apertures 220 a.
  • the apertures 220 a can comprise circular holes (see FIG. 3C described below).
  • An integrated circuit (IC) die 215 has a bottomside and a topside including circuitry 223 connected to bond pads 216 having solder balls 219 on the bond pads 216 mounted flipped with its topside onto the top metal frame portion 210 .
  • a die attach material (e.g., an epoxy material) 218 is between the bottomside of the IC die 215 and the bottom metal frame portion 220 for securing the IC die 215 to the bottom metal frame portion 220 .
  • Underfill 237 is also shown.
  • the top metal frame portion 210 is aligned to the bottom metal frame portion 220 so that the protruding features 225 are aligned to the apertures 220 a.
  • the protruding features 225 are sufficiently long to penetrate into, and generally through the full thickness of the apertures 225 a.
  • a mold compound (e.g., an epoxy) 230 encapsulates the flip chip on leadframe package 200 except for the bottom of the bottom metal frame portion 220 being exposed to enable an electrical and/or enhanced thermal contact to be made.
  • FIG. 2B is a cross sectional depiction of an example flip chip on leadframe package 250 including a disclosed LDLF before singulation, where the protruding features 225 ′ are in the form a linear frame extending from the top metal frame portion 210 (see FIG. 5B described below) which are bent after being inserted through the apertures 220 a.
  • the apertures 220 a can comprise a longitudinal hole (see FIG. 5C described below).
  • FIGS. 3A-D is a top view depiction of a top side of a leadframe sheet 300 , a close up on a section 310 of the bottom side of the top metal frame portion showing button shaped protruding features 325 including necking, a section 320 of a bottom metal frame portion having apertures comprising circular holes 320 a, and in FIG. 3D a depiction 330 of the sections in FIG. 3B and FIG. 3C after being locked together, respectively, demonstrating button mating according to an example embodiment.
  • Routing 337 is shown on the top side of the top metal frame portion that enables connection between components such as passive devices (e.g., capacitors) and the leads 341 of the leadframe.
  • Pilot holes 319 are shown for aligning the top metal frame portion and a bottom metal frame portion.
  • the circular holes 320 a on bottom frame portion enable the button shaped protruding features 325 including necking to lock together as shown in FIG. 3D .
  • the leadframe sheet 300 includes eight (8) top metal frame portions as an example only.
  • FIGS. 4A-D is a top view depiction of a top side of a leadframe sheet 400 , a close up on a section 410 of the bottom side of the top metal frame portion showing a “U” shape feature 425 with side necking, a section 420 of a bottom metal frame portion having apertures 420 a comprising circular holes, and in FIG. 4D a depiction 430 of the sections in FIG. 4B and FIG. 4C after being locked together, respectively, demonstrating “U” shape mating, according to an example embodiment. Apertures 420 a on the bottom metal frame enables the “U” shape features 425 on the top metal frame to lock together.
  • the leadframe sheet 400 includes eight (8) top metal frame portions as an example only.
  • FIGS. 5A-D is a top view depiction of a top side of a leadframe sheet 500 , a close up on a section 510 of the bottom side of the top metal frame portion showing a linear frame feature 525 , a section 520 of a bottom metal frame portion having apertures 520 a comprising a longitudinal hole, and in FIG. 5D a depiction 530 of the sections in FIG. 5B and FIG. 5C after being locked together, respectively, demonstrating stapler mating according to an example embodiment.
  • the linear frame features 525 are shown in FIG. 5B in a rectangular shape.
  • the longitudinal hole shaped apertures 520 a on bottom frame enable the linear frame feature 525 to enter the apertures 520 a and then be bent as shown in FIG. 5D (analogous to a staple) to lock the linear frame feature 525 on the top metal frame portion and the apertures 520 a on the bottom metal frame portion together.
  • the leadframe sheet 500 includes eight (8) top metal frame portions as an example only.
  • FIG. 6 is a depiction of an example flip chip on a leadframe package 600 after singulation.
  • the top metal frame portion 210 is shown including components 633 , 634 , 635 and 636 which are connected by routing 337 on top metal frame portion 210 for coupling to the lead fingers 618 .
  • the side of the top metal frame portion 210 opposite the components 633 - 636 has an IC mounted thereto, and there is a bottom metal frame portion thereunder.
  • Advantages of disclosed embodiments include the protrusion features on the top metal frame portion with necking locking together to secure the top and bottom metal frame portions together during assembly.
  • Disclosed leadframe locking avoid leadframes from moving in the X and Y direction (along the plane of the leadframes) during assembly processing, and helps ensure no separation between the top and bottom metal frame portions in the Z direction.
  • Disclosed leadframes having mated metal frames portions are rigid and stable ensuring essentially no misalignment of leadframes from subsequent assembly processes, and thus a significant reduction in rejected devices for lack of solder ball attachment to the wire bond pads of the leadframe causing electrical opens.
  • Disclosed embodiments can be integrated into a variety of assembly flows to form a variety of different semiconductor integrated circuit (IC) devices and related products.
  • the assembly can comprise single semiconductor die or multiple semiconductor die, such as package-on-package (PoP) configurations comprising a plurality of stacked semiconductor die.
  • the semiconductor die may include various elements therein and/or layers thereon, including barrier layers, dielectric layers, device structures, active elements and passive elements including source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive vias, etc.
  • the semiconductor die can be formed from a variety of processes including bipolar, CMOS, BiCMOS and MEMS.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

A method of assembling a flip chip on a leadframe package. A locking dual leadframe (LDLF) includes a top metal frame portion including protruding features and a die pad and a bottom metal frame portion having apertures positioned lateral to the die pad. The protruding features and apertures are similarly sized and alignable. A flipped integrated circuit (IC) die having a bottomside and a topside including circuitry connected to bond pads having solder balls on the bond pads is mounted with its topside onto the top metal frame portion. The top metal frame portion is aligned to the bottom metal frame portion so that the protruding features are aligned to the apertures. The bottomside of the IC die is pressed with respect to a top surface of the bottom frame portion, wherein the protruding features penetrate into the apertures.

Description

    FIELD
  • Disclosed embodiments relate to flip chip on leadframe packages.
    • BACKGROUND
  • Leadframe packages are well known and widely used in the electronics industry to house, mount, and interconnect a variety of different integrated circuits (ICs). A conventional leadframe is typically die-stamped from a sheet of flat-stock metal, and includes a plurality of metal leads temporarily held together in a planar arrangement about a central region during package manufacture by a rectangular frame including a plurality of expendable “dam-bars.” A mounting die pad for a semiconductor die is supported in the central region by “tie-bars” that attach to the frame. The leads extend from a first end integral with the frame to an opposite second end adjacent to, but spaced apart from the die pad.
  • In a flip chip on leadframe package, an IC die having solder bumps on its bond pads on the topside of the die is flipped (topside/circuit side) onto a leadframe, where the die is bonded to the die pad and is electrically coupled to the wire bond pads through re-flowing of the solder bumps. One problem with flip chip on leadframe packages resulting in rejected devices is lack of solder ball attachment to the wire bond pads of the leadframe causing electrical opens which can occur due to lack of leadframe co-planarity. One solution to this problem involves increasing the solder ball size which can help somewhat to resolve this issue. However, increasing the solder ball size has disadvantages including an increased incidence of solder ball collapse and solder smearing which each can cause yield loss.
    • SUMMARY
  • Disclosed embodiments include a locking dual leadframe (LDLF) which includes a top metal frame portion including a die pad and protruding features and a bottom metal frame portion having apertures positioned lateral to the die pad area sized and positioned so that when the frame portions are pressed together the protruding features penetrate into the apertures to enable a locking feature. The locking feature resists loss of planarity during assembly which helps solve the solder ball detach problem for flip chip on lead package technology caused by lack of leadframe co-planarity noted for known conventional LFs.
  • Disclosed embodiments recognize the lack of leadframe coplanarity for flip chip on leadframe packages is generally due to leadframe warpage as the leadframe goes through several heated reflow processes. Also, leadframe sheet handing during transfer for each different process during assembly can lead to a loss of leadframe co planarity. With flip chip on leadframe packages having disclosed leadframes including disclosed locking feature(s), warpage is minimized or at least the warpage on the top and bottom metal frame portions is in same direction, so the assembly stack components within the later formed molded package will remain essentially intact during the pre-molding assembly steps.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, wherein:
  • FIG. 1 is a flow chart that shows steps in an example method of assembling a flip chip on a leadframe package using a disclosed LDLF, according to an example embodiment.
  • FIG. 2A is a cross sectional depiction of an example flip chip on leadframe package including a disclosed LDLF before singulation, according to an example embodiment.
  • FIG. 2B is a cross sectional depiction of another example flip chip on leadframe package including a disclosed LDLF before singulation, according to an example embodiment.
  • FIGS. 3A-D is a top view depiction of a top side of a leadframe sheet, a close up on a section of the bottom side of the top metal frame portion showing button shaped protruding features including necking, a section of a bottom metal frame portion having apertures comprising circular holes, and a depiction in FIG. 3D of the sections shown in FIG. 3B and FIG. 3C after being locked together, respectively, demonstrating button mating, according to an example embodiment.
  • FIGS. 4A-D is a top view depiction of a top side of a leadframe sheet, a close up on a section of the bottom side of the top metal frame portion showing a “U” shape feature with side necking, a section 420 of a bottom metal frame portion having apertures comprising circular holes, and a depiction in FIG. 4D of the sections in FIG. 4B and FIG. 4C after being locked together, respectively, demonstrating “U” shape mating, according to an example embodiment.
  • FIGS. 5A-D is a top view depiction of a top side of a leadframe sheet, a close up on a section of the bottom side of the top metal frame portion showing a linear frame feature, a section of a bottom metal frame portion having apertures a comprising a longitudinal hole, and a depiction in FIG. 5D of the sections in FIG. 5B and FIG. 5C after being locked together, respectively, demonstrating stapler mating, according to an example embodiment.
  • FIG. 6 is a depiction of an example flip chip on a leadframe package after singulation.
    •  DETAILED DESCRIPTION
  • Example embodiments are described with reference to the drawings, wherein like reference numerals are used to designate similar or equivalent elements. Illustrated ordering of acts or events should not be considered as limiting, as some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this disclosure.
  • FIG. 1 is a flow chart that shows steps in an example method 100 of assembling a flip chip on a leadframe package using a disclosed LDLF, according to an example embodiment. Step 101 comprises providing a LDLF including a top metal frame portion including a die pad and protruding features and a bottom metal frame portion having apertures positioned lateral to an area of the die pad. The protruding features and apertures are similarly sized and alignable so that when the top metal frame portion is pressed together with the bottom metal frame portion the protruding features penetrate the apertures to permit locking together. The top metal frame portion and bottom metal frame portion are generally both parts of leadframe sheets including a plurality of frame portions. The top metal frame portion and bottom metal frame portion can both including optional metal plating layers.
  • The protruding features are generally part of top metal frame portion which can be formed through a metal stamping process, so that the protruding feature are an integral part of the top metal leadframe portion. The protruding features are generally slightly smaller in area as compared to the apertures to permit fitting therethrough and longer than a thickness of the bottom metal frame portion. In one particular embodiment the top metal frame portion and bottom metal frame portion are both about 7 to 9 mm thick, and the protruding features are about 20 mm long.
  • Step 102 comprises mounting a flipped integrated circuit (IC) die having a bottomside and a topside including circuitry (including transistor(s)) connected to bond pads having solder balls on the bond pads with the topside down onto the die pad area of the top metal frame portion. Step 103 comprises aligning the top metal frame portion to the bottom metal frame portion so that the protruding features are aligned to the apertures. As described below (see pilot holes 319 in FIGS. 3A, 4A and 5A), the respective frame portions can include pilot holes located on top and bottom area of the frame portions which can be used for alignment (e.g., optical alignment) between the respective frame portions.
  • Step 104 comprises pressing the bottomside of the IC die onto a top surface of the bottom metal frame portion having a die attach material thereon, wherein the protruding features penetrate into the apertures. A mechanical press can be used for the pressing along with optional heating. Subsequent assembly steps generally include reflowing the solder, molding with a mold material, then singulating the leadframe sheets into individual packaged devices. Singulation cuts around mold material, where the disclosed locking features are generally beyond the mold material and are thus removed by the singulation (e.g., see flip chip on leadframe package 600 in FIG. 6 described below). Embedding the locking features inside the packages is also possible, but when the top metal frame portion includes routing for adding discrete devices (e.g., passives) within the package, such as depicted in FIG. 6, this arrangement may reduce the routing possibilities as it will consume some area that otherwise can be used for routing lines.
  • FIG. 2A is a cross sectional depiction of an example flip chip on leadframe package 200 including a disclosed LDLF before singulation, according to an example embodiment. The LDLF includes a top metal frame portion 210 including protruding features 225 being button shaped including necking (see FIG. 3B described below) and a die pad area 210 a, and a bottom metal frame portion 220 having apertures 220 a positioned lateral to the die pad area 210 a sized and alignable so that when the top metal frame portion 210 is pressed together with the bottom metal frame portion 220 the protruding features penetrate into the apertures 220 a. In this embodiment the apertures 220 a can comprise circular holes (see FIG. 3C described below).
  • An integrated circuit (IC) die 215 has a bottomside and a topside including circuitry 223 connected to bond pads 216 having solder balls 219 on the bond pads 216 mounted flipped with its topside onto the top metal frame portion 210. A die attach material (e.g., an epoxy material) 218 is between the bottomside of the IC die 215 and the bottom metal frame portion 220 for securing the IC die 215 to the bottom metal frame portion 220. Underfill 237 is also shown.
  • The top metal frame portion 210 is aligned to the bottom metal frame portion 220 so that the protruding features 225 are aligned to the apertures 220 a. The protruding features 225 are sufficiently long to penetrate into, and generally through the full thickness of the apertures 225 a. A mold compound (e.g., an epoxy) 230 encapsulates the flip chip on leadframe package 200 except for the bottom of the bottom metal frame portion 220 being exposed to enable an electrical and/or enhanced thermal contact to be made.
  • FIG. 2B is a cross sectional depiction of an example flip chip on leadframe package 250 including a disclosed LDLF before singulation, where the protruding features 225′ are in the form a linear frame extending from the top metal frame portion 210 (see FIG. 5B described below) which are bent after being inserted through the apertures 220 a. In this embodiment the apertures 220 a can comprise a longitudinal hole (see FIG. 5C described below).
  • FIGS. 3A-D is a top view depiction of a top side of a leadframe sheet 300, a close up on a section 310 of the bottom side of the top metal frame portion showing button shaped protruding features 325 including necking, a section 320 of a bottom metal frame portion having apertures comprising circular holes 320 a, and in FIG. 3D a depiction 330 of the sections in FIG. 3B and FIG. 3C after being locked together, respectively, demonstrating button mating according to an example embodiment. Routing 337 is shown on the top side of the top metal frame portion that enables connection between components such as passive devices (e.g., capacitors) and the leads 341 of the leadframe.
  • Pilot holes 319 are shown for aligning the top metal frame portion and a bottom metal frame portion. The circular holes 320 a on bottom frame portion enable the button shaped protruding features 325 including necking to lock together as shown in FIG. 3D. The leadframe sheet 300 includes eight (8) top metal frame portions as an example only.
  • FIGS. 4A-D is a top view depiction of a top side of a leadframe sheet 400, a close up on a section 410 of the bottom side of the top metal frame portion showing a “U” shape feature 425 with side necking, a section 420 of a bottom metal frame portion having apertures 420 a comprising circular holes, and in FIG. 4D a depiction 430 of the sections in FIG. 4B and FIG. 4C after being locked together, respectively, demonstrating “U” shape mating, according to an example embodiment. Apertures 420 a on the bottom metal frame enables the “U” shape features 425 on the top metal frame to lock together. The leadframe sheet 400 includes eight (8) top metal frame portions as an example only.
  • FIGS. 5A-D is a top view depiction of a top side of a leadframe sheet 500, a close up on a section 510 of the bottom side of the top metal frame portion showing a linear frame feature 525, a section 520 of a bottom metal frame portion having apertures 520 a comprising a longitudinal hole, and in FIG. 5D a depiction 530 of the sections in FIG. 5B and FIG. 5C after being locked together, respectively, demonstrating stapler mating according to an example embodiment. The linear frame features 525 are shown in FIG. 5B in a rectangular shape. The longitudinal hole shaped apertures 520 a on bottom frame enable the linear frame feature 525 to enter the apertures 520 a and then be bent as shown in FIG. 5D (analogous to a staple) to lock the linear frame feature 525 on the top metal frame portion and the apertures 520 a on the bottom metal frame portion together. The leadframe sheet 500 includes eight (8) top metal frame portions as an example only.
  • FIG. 6 is a depiction of an example flip chip on a leadframe package 600 after singulation. The top metal frame portion 210 is shown including components 633, 634, 635 and 636 which are connected by routing 337 on top metal frame portion 210 for coupling to the lead fingers 618. Although not able to be shown in FIG. 6, the side of the top metal frame portion 210 opposite the components 633-636 has an IC mounted thereto, and there is a bottom metal frame portion thereunder.
  • Advantages of disclosed embodiments include the protrusion features on the top metal frame portion with necking locking together to secure the top and bottom metal frame portions together during assembly. Disclosed leadframe locking avoid leadframes from moving in the X and Y direction (along the plane of the leadframes) during assembly processing, and helps ensure no separation between the top and bottom metal frame portions in the Z direction. Disclosed leadframes having mated metal frames portions are rigid and stable ensuring essentially no misalignment of leadframes from subsequent assembly processes, and thus a significant reduction in rejected devices for lack of solder ball attachment to the wire bond pads of the leadframe causing electrical opens.
  • Disclosed embodiments can be integrated into a variety of assembly flows to form a variety of different semiconductor integrated circuit (IC) devices and related products. The assembly can comprise single semiconductor die or multiple semiconductor die, such as package-on-package (PoP) configurations comprising a plurality of stacked semiconductor die. The semiconductor die may include various elements therein and/or layers thereon, including barrier layers, dielectric layers, device structures, active elements and passive elements including source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive vias, etc. Moreover, the semiconductor die can be formed from a variety of processes including bipolar, CMOS, BiCMOS and MEMS. Those skilled in the art to which this disclosure relates will appreciate that many other embodiments and variations of embodiments are possible within the scope of the claimed invention, and further additions, deletions, substitutions and modifications may be made to the described embodiments without departing from the scope of this disclosure.

Claims (16)

1. A method of assembling a flip chip on a leadframe package, comprising:
providing a locking dual leadframe (LDLF) including a top metal frame portion including protruding features and a die pad and a bottom metal frame portion having apertures positioned lateral to an area of said die pad, said protruding features and said apertures being similarly sized and alignable;
mounting a flipped integrated circuit (IC) die having a bottomside and a topside including circuitry connected to bond pads having solder balls on said bond pads with said topside onto said top metal frame portion;
aligning said top metal frame portion to said bottom metal frame portion so that said protruding features are aligned to said apertures, and
pressing said bottomside of said IC die with respect to a top surface of said bottom metal frame portion, wherein said protruding features penetrate into said apertures.
2. The method of claim 1, wherein said protruding features are an integral component of said top metal frame portion.
3. The method of claim 1, wherein said mounting takes place before said aligning and said pressing, and said bottom metal frame portion includes die attach material on said top surface before said pressing.
4. The method of claim 1, wherein said protruding features are button shaped and include necking and said apertures comprise a circular hole.
5. The method of claim 1, wherein said protruding features are U shaped and include side necking and said apertures comprise a rectangular hole.
6. The method of claim 1, wherein said protruding features include a linear frame and said apertures comprise a longitudinal hole, further comprising bending a protruding end of said linear frame onto said bottom metal frame portion after said pressing.
7. The method of claim 1, wherein said top metal frame portion and said bottom metal frame portion are parts of leadframe sheets, further comprising molding after said pressing and then singulating to form a plurality of said flip chip on leadframe packages, wherein said singulating removes said protruding features and said apertures.
8. The method of claim 1, wherein said top metal frame portion includes a plurality of leads.
9. The method of claim 1, wherein said top metal frame portion and said bottom metal frame portion both include pilot holes for said aligning.
10. A locking dual leadframe (LDLF) combination, comprising:
a top metal frame portion including protruding features and a die pad, and
a bottom metal frame portion having apertures positioned lateral to an area of said die pad and sized and alignable so that when said top metal frame portion is pressed with respect to a top surface of said bottom metal frame portion said protruding features penetrate into said apertures.
11. The LDLF combination of claim 10, wherein said protruding features are an integral component of said top metal frame portion.
12. The LDLF combination of claim 10, wherein said protruding features are button shaped and include necking and said apertures comprise a circular hole.
13. The LDLF combination of claim 10, wherein said protruding features are U shaped and include side necking and said apertures comprise a rectangular hole.
14. The LDLF combination of claim 10, wherein said protruding features include a linear frame and said apertures comprise a longitudinal hole.
15. The LDLF combination of claim 10, wherein said top metal frame portion includes a plurality of leads.
16. The LDLF combination of claim 10, wherein said top metal frame portion and said bottom metal frame portion both include pilot holes for aligning said top metal frame portion to said bottom metal frame portion.
US14/017,800 2013-09-04 2013-09-04 Locking dual leadframe for flip chip on leadframe packages Abandoned US20150060123A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US14/017,800 US20150060123A1 (en) 2013-09-04 2013-09-04 Locking dual leadframe for flip chip on leadframe packages
US15/645,272 US11056462B2 (en) 2013-09-04 2017-07-10 Locking dual leadframe for flip chip on leadframe packages
US15/674,983 US10541225B2 (en) 2013-09-04 2017-08-11 Methods of assembling a flip chip on a locking dual leadframe

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/017,800 US20150060123A1 (en) 2013-09-04 2013-09-04 Locking dual leadframe for flip chip on leadframe packages

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US15/645,272 Continuation US11056462B2 (en) 2013-09-04 2017-07-10 Locking dual leadframe for flip chip on leadframe packages
US15/674,983 Division US10541225B2 (en) 2013-09-04 2017-08-11 Methods of assembling a flip chip on a locking dual leadframe

Publications (1)

Publication Number Publication Date
US20150060123A1 true US20150060123A1 (en) 2015-03-05

Family

ID=52581563

Family Applications (3)

Application Number Title Priority Date Filing Date
US14/017,800 Abandoned US20150060123A1 (en) 2013-09-04 2013-09-04 Locking dual leadframe for flip chip on leadframe packages
US15/645,272 Active 2034-09-05 US11056462B2 (en) 2013-09-04 2017-07-10 Locking dual leadframe for flip chip on leadframe packages
US15/674,983 Active US10541225B2 (en) 2013-09-04 2017-08-11 Methods of assembling a flip chip on a locking dual leadframe

Family Applications After (2)

Application Number Title Priority Date Filing Date
US15/645,272 Active 2034-09-05 US11056462B2 (en) 2013-09-04 2017-07-10 Locking dual leadframe for flip chip on leadframe packages
US15/674,983 Active US10541225B2 (en) 2013-09-04 2017-08-11 Methods of assembling a flip chip on a locking dual leadframe

Country Status (1)

Country Link
US (3) US20150060123A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170213781A1 (en) * 2016-01-21 2017-07-27 Texas Instruments Incorporated Integrated circuit package
US20190273040A1 (en) * 2016-11-23 2019-09-05 Abb Schweiz Ag Manufacturing of a power semiconductor module
US11417578B2 (en) * 2014-05-21 2022-08-16 Mitsubishi Electric Corporation Semiconductor device, manufacturing apparatus for semiconductor device and manufacturing method for semiconductor device, and semiconductor module
US11502045B2 (en) 2019-01-23 2022-11-15 Texas Instruments Incorporated Electronic device with step cut lead

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7382210B2 (en) * 2019-11-15 2023-11-16 新光電気工業株式会社 Wiring board, electronic device, and wiring board manufacturing method
US11264310B2 (en) 2020-06-04 2022-03-01 Texas Instruments Incorporated Spring bar leadframe, method and packaged electronic device with zero draft angle
CN114944375B (en) * 2022-05-23 2022-10-28 山东中清智能科技股份有限公司 Power device packaging structure and preparation method thereof

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778887A (en) * 1970-12-23 1973-12-18 Hitachi Ltd Electronic devices and method for manufacturing the same
US5334872A (en) * 1990-01-29 1994-08-02 Mitsubishi Denki Kabushiki Kaisha Encapsulated semiconductor device having a hanging heat spreading plate electrically insulated from the die pad
US6373078B1 (en) * 1999-09-28 2002-04-16 International Rectifier Corp. Microelectronic relay with upset and downset lead frames
US6917097B2 (en) * 2003-07-15 2005-07-12 Freescale Semiconductor, Inc. Dual gauge leadframe
US20060289971A1 (en) * 2005-06-27 2006-12-28 Lange Bernhard P Semiconductor device having firmly secured heat spreader
US20080054438A1 (en) * 2006-08-30 2008-03-06 Semiconductor Components Industries, Llc Semiconductor package structure having multiple heat dissipation paths and method of manufacture
US20080224285A1 (en) * 2007-03-12 2008-09-18 Lim Seung-Won Power module having stacked flip-chip and method of fabricating the power module
US20090166828A1 (en) * 2007-12-28 2009-07-02 Suresh Upadhyayula Etched surface mount islands in a leadframe package
US20100148327A1 (en) * 2008-12-12 2010-06-17 Madrid Ruben P Semiconductor die package with clip interconnection
US8975733B2 (en) * 2012-03-23 2015-03-10 Renesas Electronics Corporation Semiconductor device and a manufacturing method thereof

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778786A (en) * 1972-06-28 1973-12-11 Nasa Data storage, image tube type
US4084312A (en) * 1976-01-07 1978-04-18 Motorola, Inc. Electrically isolated heat sink lead frame for plastic encapsulated semiconductor assemblies
US4215360A (en) * 1978-11-09 1980-07-29 General Motors Corporation Power semiconductor device assembly having a lead frame with interlock members
US5225897A (en) 1991-10-02 1993-07-06 Unitrode Corporation Molded package for semiconductor devices with leadframe locking structure
US6072228A (en) * 1996-10-25 2000-06-06 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
US6847103B1 (en) 1999-11-09 2005-01-25 Amkor Technology, Inc. Semiconductor package with exposed die pad and body-locking leadframe
US6777786B2 (en) * 2001-03-12 2004-08-17 Fairchild Semiconductor Corporation Semiconductor device including stacked dies mounted on a leadframe
US7622796B2 (en) * 2005-09-13 2009-11-24 Alpha And Omega Semiconductor Limited Semiconductor package having a bridged plate interconnection
US20090057852A1 (en) * 2007-08-27 2009-03-05 Madrid Ruben P Thermally enhanced thin semiconductor package
US20080122049A1 (en) 2006-11-28 2008-05-29 Texas Instruments Incorporated Leadframe finger design to ensure lead-locking for enhanced fatigue life of bonding wire in an overmolded package
US8076183B2 (en) * 2009-10-27 2011-12-13 Alpha And Omega Semiconductor, Inc. Method of attaching an interconnection plate to a semiconductor die within a leadframe package
US8564110B2 (en) * 2009-10-27 2013-10-22 Alpha & Omega Semiconductor, Inc. Power device with bottom source electrode
JP2012238796A (en) * 2011-05-13 2012-12-06 Panasonic Corp Semiconductor device and manufacturing method of the same

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778887A (en) * 1970-12-23 1973-12-18 Hitachi Ltd Electronic devices and method for manufacturing the same
US5334872A (en) * 1990-01-29 1994-08-02 Mitsubishi Denki Kabushiki Kaisha Encapsulated semiconductor device having a hanging heat spreading plate electrically insulated from the die pad
US6373078B1 (en) * 1999-09-28 2002-04-16 International Rectifier Corp. Microelectronic relay with upset and downset lead frames
US6917097B2 (en) * 2003-07-15 2005-07-12 Freescale Semiconductor, Inc. Dual gauge leadframe
US20060289971A1 (en) * 2005-06-27 2006-12-28 Lange Bernhard P Semiconductor device having firmly secured heat spreader
US7635613B2 (en) * 2005-06-27 2009-12-22 Texas Instruments Incorporated Semiconductor device having firmly secured heat spreader
US20080054438A1 (en) * 2006-08-30 2008-03-06 Semiconductor Components Industries, Llc Semiconductor package structure having multiple heat dissipation paths and method of manufacture
US20080224285A1 (en) * 2007-03-12 2008-09-18 Lim Seung-Won Power module having stacked flip-chip and method of fabricating the power module
US20090166828A1 (en) * 2007-12-28 2009-07-02 Suresh Upadhyayula Etched surface mount islands in a leadframe package
US20100148327A1 (en) * 2008-12-12 2010-06-17 Madrid Ruben P Semiconductor die package with clip interconnection
US8975733B2 (en) * 2012-03-23 2015-03-10 Renesas Electronics Corporation Semiconductor device and a manufacturing method thereof

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11417578B2 (en) * 2014-05-21 2022-08-16 Mitsubishi Electric Corporation Semiconductor device, manufacturing apparatus for semiconductor device and manufacturing method for semiconductor device, and semiconductor module
US20170213781A1 (en) * 2016-01-21 2017-07-27 Texas Instruments Incorporated Integrated circuit package
US10381293B2 (en) * 2016-01-21 2019-08-13 Texas Instruments Incorporated Integrated circuit package having an IC die between top and bottom leadframes
US20190273040A1 (en) * 2016-11-23 2019-09-05 Abb Schweiz Ag Manufacturing of a power semiconductor module
US11189556B2 (en) * 2016-11-23 2021-11-30 Abb Power Grids Switzerland Ag Manufacturing of a power semiconductor module
US11502045B2 (en) 2019-01-23 2022-11-15 Texas Instruments Incorporated Electronic device with step cut lead

Also Published As

Publication number Publication date
US11056462B2 (en) 2021-07-06
US20170345790A1 (en) 2017-11-30
US10541225B2 (en) 2020-01-21
US20170309595A1 (en) 2017-10-26

Similar Documents

Publication Publication Date Title
US10541225B2 (en) Methods of assembling a flip chip on a locking dual leadframe
US8575763B2 (en) Semiconductor device and method of manufacturing the same
US9418940B2 (en) Structures and methods for stack type semiconductor packaging
US20180277495A1 (en) Packages with Interposers and Methods for Forming the Same
US8304891B2 (en) Semiconductor package device, semiconductor package structure, and fabrication methods thereof
US8759154B2 (en) TCE compensation for package substrates for reduced die warpage assembly
US20150118796A1 (en) Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US10424526B2 (en) Chip package structure and manufacturing method thereof
KR20180027679A (en) Semiconductor package and method of fabricating the same
US10177099B2 (en) Semiconductor package structure, package on package structure and packaging method
US7489044B2 (en) Semiconductor package and fabrication method thereof
US9922917B2 (en) Semiconductor package including substrates spaced by at least one electrical connecting element
US9607963B2 (en) Semiconductor device and fabrication method thereof
US20160148876A1 (en) Flat no-leads package with improved contact pins
US20240145346A1 (en) Semiconductor device with through-mold via
CN112310063A (en) Semiconductor device package and method of manufacturing the same
US10032652B2 (en) Semiconductor package having improved package-on-package interconnection
US8269343B2 (en) Semiconductor device including a pressure-contact section
KR20150045095A (en) Interposer, method for manufacturing the same and integrated circuit package with the interposer
US9343427B2 (en) Manufacturing method of semiconductor device and semiconductor device manufactured thereby
US20100295167A1 (en) Semiconductor device and method of forming the same
US20160104652A1 (en) Package structure and method of fabricating the same
US20090189297A1 (en) Semiconductor device
US11676879B2 (en) Semiconductor package having a chip carrier and a metal plate sized independently of the chip carrier
US20190013283A1 (en) Semiconductor package and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE HAN MENG@EUGENE LEE,;FEN, SUEANN LIM WEI;AZIZ, ANIS FAUZI BIN ABDUL;REEL/FRAME:031262/0380

Effective date: 20130831

AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:LIM, WEI FEN SUEANN;REEL/FRAME:043271/0113

Effective date: 20130831

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载