US20140298072A1 - Method and apparatus for synchronising the local time of a plurality of instruments - Google Patents
Method and apparatus for synchronising the local time of a plurality of instruments Download PDFInfo
- Publication number
- US20140298072A1 US20140298072A1 US14/303,069 US201414303069A US2014298072A1 US 20140298072 A1 US20140298072 A1 US 20140298072A1 US 201414303069 A US201414303069 A US 201414303069A US 2014298072 A1 US2014298072 A1 US 2014298072A1
- Authority
- US
- United States
- Prior art keywords
- usb
- superspeed
- time
- propagation time
- usb device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3027—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0042—Universal serial bus [USB]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/08—Speed or phase control by synchronisation signals the synchronisation signals recurring cyclically
Definitions
- the present invention relates to a method and apparatus for providing a synchronization and timing system, with connectivity based on revision three of the Universal Serial Bus (USB) architecture (or USB 3.0), of particular but by no means exclusive use in providing clocks, data acquisition and automation and control of test and measurement equipment, instrumentation interfaces and process control equipment, synchronized to an essentially arbitrary degree in either a local environment or in a distributed scheme.
- USB Universal Serial Bus
- USB 2.0 data is encoded using differential signalling (viz. in which two wires transfer the information) in the form of the difference between the signal levels of those two wires.
- the USB 2.0 specification is intended as an enhancement to the PC architecture, spanning portable, desktop and home environments.
- USB was user focussed so the USB 2.0 specification lacked a mechanism for synchronising devices to any great precision.
- U.S. Pat. No. 6,343,364 discloses an example of frequency locking to USB traffic, which is directed toward a smart card reader.
- This document teaches a local, free-running clock that is compared to USB SYNC and packet ID streams; its period is updated to match this frequency, resulting in a local clock with a nominal frequency of 1.5 MHz. This provides a degree of synchronization sufficient to read smart card information into a host PC but, as this approach is directed to a smart card reader, inter-device synchronization is not addressed.
- WO 2007/092997 discloses a synchronized USB device that allows the generation of accurate clock frequencies on board the USB device regardless of the accuracy of the clock in the Host PC.
- the USB SOF packet is decoded by the USB device, and treated as a clock carrier signal instead of acting as a clock reference.
- the carrier signal once decoded from the USB traffic, is combined with a scaling factor to generate synchronization information and hence to synthesize a local clock signal with precise control of the clock frequency.
- the frequency of the local clock signal can be more accurate than the somewhat ambiguous frequency of the carrier signal.
- U.S. patent application Ser. No. 12/279,328 (Foster et. al.) teaches synchronisation of the local clocks of a plurality of USB devices to a timebase received from another interface.
- a USB device contains a local clock that is synchronised to an externally provided time signature across Ethernet using the IEEE-1588 protocol.
- the USB device's clock is synchronised to a timebase derived from a Global Positioning System (GPS) synchronised clock.
- GPS Global Positioning System
- USB 2.0 is limited in range by the device response timeout. This is the window of time that the USB Host Controller allocates for receipt of a signal from a given USB device in response to a request from said USB Host Controller.
- the physical reach of USB 2.0 is therefore approximately 25 m.
- USB 3.0 The USB 3.0 specification was released in November 2008 and is also focussed on consumer applications.
- the USB 3.0 specification makes significant changes to the architecture of USB.
- the background art synchronisation schemes discussed above will not work with the new 5 Gb/s protocol (termed ‘SuperSpeed USB’) because it does away with the broadcast mechanism for SOF packets.
- USB 3.0 defines two parallel and independent USB busses on the same connection cable. Firstly, the USB 2.0 bus remains unchanged (for backward compatibility) and offers Low Speed (1.5 Mb/s), Full Speed (12 Mb/s) and High Speed (480 Mb/s) protocols. The second bus-for 5 Gb/s traffic-provides the SuperSpeed USB. These busses operate independently, except that operation of the busses to a given USB device is mutually exclusive. That is, if a SuperSpeed connection is possible, then the USB 2.0 bus in disconnected to that device.
- USB 3.0 The dual-bus architecture of USB 3.0 is depicted schematically at 10 in FIG. 1 .
- Personal Computer 12 containing USB Host Controller 14 , is connected to USB 3.0 Hub 16 by first USB 3.0-compliant cable 18 ;
- USB 3.0 device 20 is connected to a downstream port 22 of USB 3.0 Hub 16 by second USB 3.0-compliant cable 24 .
- USB Host Controller 14 contains both a USB 2.0 Host 26 and a SuperSpeed Host 28 . These two hosts 26 , 28 are independent of one another, and each host 26 , 28 is capable of connecting up to 127 devices (including hubs).
- USB 3.0-compliant cables are compound cables, containing a USB 2.0-compliant cable and a series of shielded conductors capable of transmitting SuperSpeed signals.
- USB 3.0-compliant cable 18 comprises USB 2.0-compliant cable 30 and shielded conductors 32 .
- USB 3.0 Hub 16 contains both a USB 2.0 Hub function 34 and a SuperSpeed Hub function 36 , each connected directly to its respective Host 26 , 28 by compound cable 18 .
- USB 3.0 device 20 contains both a USB 2.0 device function 38 and a SuperSpeed device function 40 , each connected back to its respective hub function 34 , 36 of USB 3.0 Hub 16 by compound cable 24 .
- SuperSpeed Host 28 checks for the presence of a SuperSpeed device function ( 40 ). If a SuperSpeed device is found, then a connection is established. If a SuperSpeed device is not found (as in the case where only a USB 2.0 device is connected to port 22 ), then the USB 2.0 Host 26 checks for the presence of a USB 2.0 device function ( 38 ) at device 20 . Once the Host Controller 14 determines which device function is connected, it tells the USB 3.0 Hub 16 to only enable communication for downstream port 22 corresponding to whether the USB 2.0 device function 38 or SuperSpeed device function 40 is attached. This means that only one of the two parallel busses is in operation at any one time to an end device such as USB 3.0 device 20 .
- SuperSpeed USB has a different architecture from that of the USB 2.0 bus. Very high speed communication systems consume large amounts of power owing to high bit rates. A design requirement of SuperSpeed USB was lower power consumption, to extend the battery life of user devices. This has resulted in a change from the previous broadcast design of the USB 2.0: SuperSpeed is not a broadcast bus, but rather directs communication packets to a specific node in the system and shuts down communication on idle links.
- a SuperSpeed Hub function acts as a device to the host (or upstream port) and as a host to the device (or downstream port). This means that the SuperSpeed Hub function acts to buffer and schedule transactions on its downstream ports rather than merely acting as a repeater. Similarly, the SuperSpeed Hub function does so with scheduling transmissions on the upstream port. A heavily burdened Hub function can therefore add significant non-deterministic delays in packet transmission through the system. This also precludes the use of USB 2.0 synchronisation schemes such as that of U.S. patent application Ser. No. 12/279,328 from operating on SuperSpeed USB.
- the crude lsochronous synchronisation of USB 2.0 has been significantly improved in the USB 3.0 specification. Opening an lsochronous communication pipe between a Host Controller and a USB device guarantees a fixed bandwidth allocation in each Service Interval for the communication pipe.
- the lsochronous Protocol of USB 3.0 contains a so-called lsochronous Timestamp Packet (ITP), which is sent at somewhat regular intervals to each lsochronous Endpoint and which contains a timestamp of the beginning of ITP transmission by the USB Host Physical Layer (Phy) in the time domain of the Host Controller.
- ITP lsochronous Timestamp Packet
- the lsochronous Timestamp Packet is accurate to about 25 ns.
- USB 3.0 also does not provide a way of determining the propagation time of packets in SuperSpeed USB and hence no way of accurately knowing the phase relationship between time domains on different USB devices. Phase differences of several hundred nanoseconds are expected to be a best case scenario with SuperSpeed USB making it impractical for instrumentation or other precision timing requirements.
- U.S. Pat. No. 5,566,180 discloses a method of synchronising clocks in which a series of devices on a communication network transmit their local time to each other and network propagation time is determined by the ensemble of messages. Further disclosures by Eidson (U.S. Pat. Nos. 6,278,710, 6,665,316, 6,741,952 and 7,251,199) extend this concept but merely work toward a synchronisation scheme in which a constant stream of synchronising messages are transferred between each of the nodes of a distributed instrument network via Ethernet. This continual messaging consumes bandwidth and limits the accuracy of the possible synchronisation to several hundred nano-seconds in a point-to-point arrangement and substantially lower accuracy (typically micro-seconds) in a conventional switched subnet.
- clock signals and ‘synchronisation’ in this disclosure are used to refer to clock signals, trigger signals, delay compensation information and propagation time measurement messages. It should also be understood that a ‘notion of time’ in this disclosure is used to denote an epoch or ‘real time’ and can also be used to refer to the combination of a clock signal and an associated epoch.
- the present invention provides a 1.
- a method of determining the downstream propagation time of signals from a USB Host Controller across one or more USB cables and one or more USB Hubs to a SuperSpeed USB device comprising:
- this method permits a determination of cable propagation time and thereby accurately to phase align the clocks of a plurality of USB devices attached to a common Host Controller.
- the relative propagation times of timing signals between a common Host Controller and the plurality of USB devices must be determined
- the relative propagation times are then used to adjust the phase of each of the plurality of clocks to provide a system of synchronised devices.
- the present invention provides a loopback measurement of cable and hub signal propagation time in a SuperSpeed USB network.
- the method comprises ignoring the determination of downstream propagation time when the respective lsochronous Timestamp Packets contain a Packet Delayed flag.
- the method may comprise making a plurality of like determinations of the downstream propagation time.
- the method may further comprise selecting a modal peak in the multi-modal distribution of downstream propagation time corresponding to non-delayed upstream signal propagation as the downstream propagation time.
- the signals transmitted by the SuperSpeed USB device may be transmitted across the lsochronous pipe, but alternatively across any transfer type supported by USB.
- the lsochronous Timestamp Packet contains a Packet Delayed flag which is set by a hub on reclocking the lsochronous Timestamp Packet if the Hub has delayed retransmission for any reason. This allows delayed packets to be ignored from the process of synchronising the SuperSpeed USB device's local time.
- Upstream communication packets do not provide notification of hub delays, but hub delays are significantly larger than the stochastic errors, resulting in the distribution being substantially multi-modal. This allows delayed upstream packets to be ignored from the measurement of upstream propagation time.
- a method of determining the downstream propagation time of signals from a selected point in a USB network (such as the USB Host Controller or a USB hub) across one or more USB cables and one or more USB Hubs to a first SuperSpeed USB device of a plurality of SuperSpeed USB devices, the method comprising:
- this embodiment reduces the uncertainty in signal propagation measurements caused by queuing of messages across the network.
- Some of the other one or more SuperSpeed USB devices may be unable to be synchronised according to this method, but they should still be precluded from communicating across the USB during the propagation time measurement so that the USB Hubs need not delay any signal propagation from queuing of messages.
- no traffic other than propagation time measurement traffic for first SuperSpeed USB device is present on the USB network when measuring the propagation time to minimize potential hub retransmission delays.
- USB Host Controller Compliance of the USB Host Controller is very tightly controlled. Modification of such a Host Controller to allow timestamping of the reception of communication packets from SuperSpeed USB devices may be unrealistic or impractical. It is therefore desirable to measure the passage of signals at some other point in the USB network and timestamp messages accordingly at that point. Hence, it is desirable that a conventional USB Host Controller be employed, wherein there is no provision for timestamping the receipt of a communication packet.
- the present invention provides a method of determining the downstream propagation time of signals from a USB Host Controller to a SuperSpeed USB device in a USB network, comprising:
- Host Controller generated each of the plurality of lsochronous Timestamp Packets
- cable propagation time may be determined.
- the measurement clock is syntonised to the notion of time of the USB Host Controller.
- the measurement clock is syntonised to the notion of time of the USB Host Controller.
- the method further comprises:
- the method further comprises synchronising the phase of the local clock of the USB device.
- the measurement clock may be syntonised and synchronised to the notion of time of the USB Host Controller by a SuperSpeed USB synchronisation channel, a non-SuperSpeed USB synchronisation channel or any other suitable means including reception of a timing signal from an external source.
- the master USB device is attached near the top of the USB network.
- the method may include (and possibly statistically analyzing) a plurality determinations of propagation time to improve accuracy of measurement of the downstream propagation time.
- the method may include selecting a modal peak in the multi-modal distribution of downstream propagation time corresponding to non-delayed upstream signal propagation as the downstream propagation time.
- the method of this embodiment allows synchronisation, or phase adjustment, of the notion of time of the SuperSpeed USB device to match the notion of time of the master USB Device, and by reference back to the notion of time of the USB Host Controller if desired.
- a method of determining the downstream propagation time of signals from a USB Host Controller to a plurality of SuperSpeed USB devices in a USB network comprising:
- the present invention provides an apparatus for determining the relative downstream propagation time of signals from a USB Host Controller to a SuperSpeed USB device, the apparatus comprising:
- cable propagation time may be determined.
- the present invention provides a method of synchronising the operation of a plurality of SuperSpeed USB devices with respective local clocks in a USB network, comprising:
- the SuperSpeed USB devices are synchronised and adapted to enable coordinated operation of a plurality of functions on the SuperSpeed USB devices, synchronised to a common time domain.
- the plurality of SuperSpeed USB devices may be synchronised.
- background art methods utilising a Precision Time Protocol (PTP)
- PTP Precision Time Protocol
- background art methods require constant messaging in order to synchronise free running oscillators on each device, whereas according to this aspect synchronisation or phase alignment of the local clock may be performed only once.
- one clock is syntonised (or slaved) to another clock.
- the syntonisation algorithms allow the clocks to remain synchronised with reduced messaging overhead.
- the SuperSpeed USB devices are synchronised to a notion of time and timebase of a USB Host Controller of the USB network.
- any communication bus such as a synchronous form of
- Ethernet, PXI, PXI-express, USB, wireless communication means or any other communication means can deliver syntonising signals to a plurality of attached devices and only synchronise the notion of time of each of the plurality of devices only once.
- USB devices are synchronised to a common notion of time by a common external trigger signal that is applied synchronously to each syntonised USB device.
- syntonising the local clocks comprises locking the local clocks to a periodic data structure in the USB data stream.
- syntonising the local clocks comprises locking the local clocks to a SuperSpeed USB Isochronous Timestamp Packet. In an embodiment, synchronising the phase of the syntonised clocks occurs only once.
- the synchronisation method further comprises:
- a method of synchronising the operation of a plurality of devices with respective local clocks, the devices being attached to a common bus comprising:
- the invention also provides apparatuses and systems arranged to perform each of the methods of the invention described above.
- apparatuses according to the invention can be embodied in various ways.
- such devices could be constructed in the form of multiple components on a printed circuit or printed wiring board, on a ceramic substrate or at the semiconductor level, that is, as a single silicon (or other semiconductor material) chip.
- FIG. 1 is a schematic diagram of the dual-bus architecture of USB3 according to the background art
- FIG. 2 is a schematic diagram of a synchronised USB according to an embodiment of the present invention, containing both SuperSpeed and non-SuperSpeed USB devices;
- FIG. 3A is a schematic representation of a USB network according to an embodiment of the present invention.
- FIG. 3B shows the timing diagram for propagation time measurements between the link partners USB network of FIG. 3A ;
- FIG. 4 is a graphical representation of a synchronisation method according to an embodiment of the present invention.
- a synchronised USB according to a first embodiment of the present invention is shown schematically at 70 in FIG. 2 , provided in a personal computer (PC) 72 .
- PC 72 includes a SuperSpeed USB Host Controller 74 that is connected to a network 76 containing a SuperSpeed USB Timing Hub 78 , a SuperSpeed USB device 80 and a non-SuperSpeed USB device 82 .
- USB Host Controller 74 is connected to USB Timing Hub 78 by compound USB cable 84 comprising SuperSpeed conductors 86 and non-SuperSpeed conductors 88 .
- USB Timing Hub 78 supports attachment of both a SuperSpeed USB device 80 and non-SuperSpeed USB device 82 , so both SuperSpeed conductors 86 and non-SuperSpeed conductors 88 carry signals between SuperSpeed USB Host Controller 74 and USB Timing Hub 78 .
- SuperSpeed USB device 80 is connected to USB Timing Hub 78 by SuperSpeed-compliant compound USB cable 90 , comprising SuperSpeed conductors 92 and non-SuperSpeed conductors 94 .
- USB 80 is a SuperSpeed USB device
- USB Timing Hub 78 turns off non-SuperSpeed data traffic to conductors 94 , so the connection between SuperSpeed device 80 and USB Timing Hub 78 is provided by SuperSpeed conductors 92 alone.
- Non-SuperSpeed USB device 82 is connected to USB Timing Hub 78 by SuperSpeed-compliant compound USB cable 96 , comprising SuperSpeed conductors 98 and non-SuperSpeed conductors 100 . There are no signals across the SuperSpeed USB conductors 98 of cable 96 while a data connection is being made to Non-SuperSpeed USB device 82 by the non-SuperSpeed conductors 100 .
- SuperSpeed conductors 92 (of compound USB cable 90 ) between USB Timing Hub 78 and SuperSpeed USB device 80 are adapted to provide a SuperSpeed synchronisation channel
- non-SuperSpeed cable segment 100 (of compound USB cable 96 ) between USB Timing Hub 78 and non-SuperSpeed USB device 82 can be said to provide a non-SuperSpeed synchronisation channel.
- SuperSpeed USB device 80 is synchronised to non-SuperSpeed USB device 82 .
- Frames in non-SuperSpeed USB traffic have a substantially constant phase relationship with the Isochronous SuperSpeed Timestamp packets.
- FIG. 3A is a schematic view of a USB network 300 according to this embodiment, illustrating methods of determining the propagation time of signals across a USB network.
- USB network 300 comprises a first device in the form of a USB Host Controller 302 , a second device in the form of a USB device 304 , a USB hub 306 and a pair of USB cables 308 a, 308 b that connect USB Host 302 to USB device 304 (via port 310 of USB Host Controller 302 , port 312 a of USB Hub 306 , port 312 b of USB Hub 306 and port 314 of USB device 304 ).
- FIG. 3B is a schematic timing diagram 320 of cable propagation loop-time measurements for the configuration of FIG. 3A , according to the embodiment of that figure. It should be noted that, although this embodiment comprises a USB network, the following approach may be applied-as will be appreciated by those skilled in the art-to any communication network.
- the first device transmits a message to the second device, USB device 304 , and simultaneously starts its timer 316 (i.e. of USB Host Controller 302 ) at time t 1 (in the time domain of USB Host Controller 302 ), This message is received at the second device (i.e. USB device 304 ) at time t 2 (in the time domain of USB device 304 ). After some internal retransmission latency, the message is retransmitted at time t 3 (in the time domain of USB device 304 ). When the message is received by USB Host Controller 302 at t 4 , USB Host Controller 302 stops its timer 316 .
- the total loop time is given by (t 4 ⁇ t 1 ) in the time domain of USB Host Controller 302 , which includes the retransmission latency at USB device 304 .
- the cable propagation time (arising from propagation in USB cables 308 a, 308 b and through USB hub 306 ) is given by half of the total loop time (after latency has been removed).
- Retransmission Latency may be estimated based on knowledge of how many bits are consumed in message detection before retransmission may occur.
- USB device 304 also has a timer, timer 318 .
- timer 318 of USB 304 starts at t 2 when the aforementioned message is received from USB Host Controller 302 and stops at time t 3 when retransmission of that message occurs.
- the total loop time is given by (t 4 ⁇ t 2 ) ⁇ (t 3 ⁇ t 2 ).
- timers 316 and 318 are operating in different time domains. It is therefore advantageous that the local clocks of USB Host Controller 302 and USB device 304 are synchronised, or at least syntonised, for greatest accuracy.
- FIG. 4 illustrates a synchronisation method according to another embodiment of the present invention.
- the lower register of FIG. 4 contains a plot 402 of time in a time domain (Tdevice domain) of a USB device against time in a time domain (THost domain) of a USB Host. If the two time domains were syntonised and synchronised, curve 402 would be a straight line 404 passing through the origin.
- the USB Host sends a plurality of substantially periodic syntonisation signals 406 to the USB device.
- the local clock controller of the USB device adjusts the frequency of the local clock and the rate of evolution of the USB device's notion of time (Tdevice domain) begins to approach the rate of evolution of the USB Host's notion of time (THost domain).
- Tdevice domain the rate of evolution of the USB device's notion of time
- THost domain the rate of evolution of the USB Host's notion of time
- the USB device's notion of time is evolving at the same rate as the USB Host's notion of time; that is, the gradient 410 of curve 402 is the same as that of straight line 404 .
- the two time domains are then said to be syntonised, but the notions of time are not the same, as may be seen from the vertical offset between the time curve 402 and the straight line 404 at time 408 .
- Synchronisation Messaging 412 is sent between the USB Host and the USB device in order to facilitate synchronisation of their time domains.
- the USB device's notion of time is adjusted such that it conforms to the USB Host's notion of time. This is shown by the transition of time from USB device time at 418 to 420 and the point where synchronisation occurs 416 .
- the two clocks have been synchronised by a single messaging event at 416 and the plurality of syntonisation signals 406 ensure that the time domain of the USB device tracks that of the USB Host (at 422 ).
- Synchronisation Messaging 412 may be initiated be either party to determine the relative notions of local time. It is also possible to synchronise or adjust the time domain of either party in order to synchronise the pair.
- USB Host Controller embraces all forms of USB Host Controller, including standard USB Host controllers, USB-on-the-go Host Controllers and wireless USB Host Controllers.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Information Transfer Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
A method of determining the downstream propagation time of signals from a USB Host Controller across one or more USB cables and one or more USB Hubs to a SuperSpeed USB device, including locking a clock of the SuperSpeed USB device to information that includes a first timestamp, transmitting a plurality of signals to the USB Host Controller, each of the signals containing a second timestamp indicative of a local time of the SuperSpeed USB device when the respective signal was generated by the SuperSpeed device; the USB Host Controller creating a third timestamp indicative of a time of reception from the SuperSpeed USB device; determining a time period from one or more respective time differences between corresponding second and third timestamps, the time period being indicative of a sum of a downstream propagation time and an upstream propagation time; and determining the downstream propagation time from the time period.
Description
- This is a Continuation of application Ser. No. 13/320,346 filed Nov. 14, 2011, which in turn is a National Phase of PCT/AU2010/000603, filed May 20, 2010, which claims the benefit of U.S. Provisional Application No. 61/179,904 filed May 20, 2009. The disclosure of the prior applications is hereby incorporated by reference herein in its entirety.
- The present invention relates to a method and apparatus for providing a synchronization and timing system, with connectivity based on revision three of the Universal Serial Bus (USB) architecture (or USB 3.0), of particular but by no means exclusive use in providing clocks, data acquisition and automation and control of test and measurement equipment, instrumentation interfaces and process control equipment, synchronized to an essentially arbitrary degree in either a local environment or in a distributed scheme.
- The USB specification up to and including revision 2.0 was intended to facilitate the interoperation of devices from different vendors in an open architecture. USB 2.0 data is encoded using differential signalling (viz. in which two wires transfer the information) in the form of the difference between the signal levels of those two wires. The USB 2.0 specification is intended as an enhancement to the PC architecture, spanning portable, desktop and home environments.
- However, USB was user focussed so the USB 2.0 specification lacked a mechanism for synchronising devices to any great precision. Several proposals attempted to address this and other deficiencies. For example, U.S. Pat. No. 6,343,364 (Leydier et al.) discloses an example of frequency locking to USB traffic, which is directed toward a smart card reader. This document teaches a local, free-running clock that is compared to USB SYNC and packet ID streams; its period is updated to match this frequency, resulting in a local clock with a nominal frequency of 1.5 MHz. This provides a degree of synchronization sufficient to read smart card information into a host PC but, as this approach is directed to a smart card reader, inter-device synchronization is not addressed.
- WO 2007/092997 (Foster et al.) discloses a synchronized USB device that allows the generation of accurate clock frequencies on board the USB device regardless of the accuracy of the clock in the Host PC. The USB SOF packet is decoded by the USB device, and treated as a clock carrier signal instead of acting as a clock reference.
- The carrier signal, once decoded from the USB traffic, is combined with a scaling factor to generate synchronization information and hence to synthesize a local clock signal with precise control of the clock frequency. In this way, the frequency of the local clock signal can be more accurate than the somewhat ambiguous frequency of the carrier signal.
- This arrangement is said to be able to produce a local clock signal to arbitrarily high frequencies, such as a clock frequency of tens of megahertz, and thus to ensure that the local clock of each device connected to a given USB is synchronized in frequency. U.S. application Ser. No. 10/620,769 also teaches a method and apparatus to further synchronize multiple local clocks in phase by measurement of signal propagation time from the host to each device and provision of clock phase compensation on each of the USB devices.
- U.S. patent application Ser. No. 12/279,328 (Foster et. al.) teaches synchronisation of the local clocks of a plurality of USB devices to a timebase received from another interface. In one embodiment, a USB device contains a local clock that is synchronised to an externally provided time signature across Ethernet using the IEEE-1588 protocol. In yet another embodiment the USB device's clock is synchronised to a timebase derived from a Global Positioning System (GPS) synchronised clock.
- All of the above systems work within the bounds of conventional USB 2.0 and as such are limited in several areas. USB 2.0 is limited in range by the device response timeout. This is the window of time that the USB Host Controller allocates for receipt of a signal from a given USB device in response to a request from said USB Host Controller. The physical reach of USB 2.0 is therefore approximately 25 m.
- The USB 3.0 specification was released in November 2008 and is also focussed on consumer applications. The USB 3.0 specification makes significant changes to the architecture of USB. In particular, the background art synchronisation schemes discussed above will not work with the new 5 Gb/s protocol (termed ‘SuperSpeed USB’) because it does away with the broadcast mechanism for SOF packets.
- USB 3.0 defines two parallel and independent USB busses on the same connection cable. Firstly, the USB 2.0 bus remains unchanged (for backward compatibility) and offers Low Speed (1.5 Mb/s), Full Speed (12 Mb/s) and High Speed (480 Mb/s) protocols. The second bus-for 5 Gb/s traffic-provides the SuperSpeed USB. These busses operate independently, except that operation of the busses to a given USB device is mutually exclusive. That is, if a SuperSpeed connection is possible, then the USB 2.0 bus in disconnected to that device.
- The dual-bus architecture of USB 3.0 is depicted schematically at 10 in
FIG. 1 .Personal Computer 12, containingUSB Host Controller 14, is connected to USB 3.0Hub 16 by first USB 3.0-compliant cable 18; USB 3.0device 20 is connected to adownstream port 22 of USB 3.0Hub 16 by second USB 3.0-compliant cable 24. -
USB Host Controller 14 contains both a USB 2.0Host 26 and a SuperSpeedHost 28. These twohosts host compliant cable 18 comprises USB 2.0-compliant cable 30 and shieldedconductors 32. - USB 3.0 Hub 16 contains both a USB 2.0
Hub function 34 and a SuperSpeedHub function 36, each connected directly to itsrespective Host compound cable 18. USB 3.0device 20 contains both a USB 2.0device function 38 and a SuperSpeeddevice function 40, each connected back to itsrespective hub function Hub 16 bycompound cable 24. - At enumeration of USB 3.0
device 20, SuperSpeedHost 28 checks for the presence of a SuperSpeed device function (40). If a SuperSpeed device is found, then a connection is established. If a SuperSpeed device is not found (as in the case where only a USB 2.0 device is connected to port 22), then the USB 2.0Host 26 checks for the presence of a USB 2.0 device function (38) atdevice 20. Once theHost Controller 14 determines which device function is connected, it tells the USB 3.0Hub 16 to only enable communication fordownstream port 22 corresponding to whether the USB 2.0device function 38 or SuperSpeeddevice function 40 is attached. This means that only one of the two parallel busses is in operation at any one time to an end device such as USB 3.0device 20. - Furthermore, SuperSpeed USB has a different architecture from that of the USB 2.0 bus. Very high speed communication systems consume large amounts of power owing to high bit rates. A design requirement of SuperSpeed USB was lower power consumption, to extend the battery life of user devices. This has resulted in a change from the previous broadcast design of the USB 2.0: SuperSpeed is not a broadcast bus, but rather directs communication packets to a specific node in the system and shuts down communication on idle links.
- This significantly affects any extension of the synchronisation schemes of, for example, U.S. patent application Ser. No. 12/279,328, whose method and apparatus for synchronising devices is based on a broadcast clock carrier signal that is delivered to each device on the bus, which is unsuitable in SuperSpeed USB.
- A SuperSpeed Hub function acts as a device to the host (or upstream port) and as a host to the device (or downstream port). This means that the SuperSpeed Hub function acts to buffer and schedule transactions on its downstream ports rather than merely acting as a repeater. Similarly, the SuperSpeed Hub function does so with scheduling transmissions on the upstream port. A heavily burdened Hub function can therefore add significant non-deterministic delays in packet transmission through the system. This also precludes the use of USB 2.0 synchronisation schemes such as that of U.S. patent application Ser. No. 12/279,328 from operating on SuperSpeed USB.
- The crude lsochronous synchronisation of USB 2.0 has been significantly improved in the USB 3.0 specification. Opening an lsochronous communication pipe between a Host Controller and a USB device guarantees a fixed bandwidth allocation in each Service Interval for the communication pipe. The lsochronous Protocol of USB 3.0 contains a so-called lsochronous Timestamp Packet (ITP), which is sent at somewhat regular intervals to each lsochronous Endpoint and which contains a timestamp of the beginning of ITP transmission by the USB Host Physical Layer (Phy) in the time domain of the Host Controller. The lsochronous Timestamp Packet is accurate to about 25 ns. SuperSpeed USB shuts down idle links to conserve power, but links must be active in order to receive an lsochronous Timestamp Packet, The Host Controller must therefore guarantee that all links to a device are in full active mode (termed power state U0) before transmission of the lsochronous Timestamp Packet.
- Unfortunately the lsochronous Timestamp packet can be delayed in propagation down the USB network. USB 3.0 also does not provide a way of determining the propagation time of packets in SuperSpeed USB and hence no way of accurately knowing the phase relationship between time domains on different USB devices. Phase differences of several hundred nanoseconds are expected to be a best case scenario with SuperSpeed USB making it impractical for instrumentation or other precision timing requirements.
- U.S. Pat. No. 5,566,180 (Eidson et al.) discloses a method of synchronising clocks in which a series of devices on a communication network transmit their local time to each other and network propagation time is determined by the ensemble of messages. Further disclosures by Eidson (U.S. Pat. Nos. 6,278,710, 6,665,316, 6,741,952 and 7,251,199) extend this concept but merely work toward a synchronisation scheme in which a constant stream of synchronising messages are transferred between each of the nodes of a distributed instrument network via Ethernet. This continual messaging consumes bandwidth and limits the accuracy of the possible synchronisation to several hundred nano-seconds in a point-to-point arrangement and substantially lower accuracy (typically micro-seconds) in a conventional switched subnet.
- It should be understood that the terms ‘clock signals’ and ‘synchronisation’ in this disclosure are used to refer to clock signals, trigger signals, delay compensation information and propagation time measurement messages. It should also be understood that a ‘notion of time’ in this disclosure is used to denote an epoch or ‘real time’ and can also be used to refer to the combination of a clock signal and an associated epoch.
- It is a general object of the present invention to enable precision synchronisation of a plurality USB devices, up to a predefined maximum, according to the USB3 Specification.
- In a first broad aspect, the present invention provides a 1. A method of determining the downstream propagation time of signals from a USB Host Controller across one or more USB cables and one or more USB Hubs to a SuperSpeed USB device, comprising:
-
- opening at least one lsochronous communication pipe between the Host Controller and the SuperSpeed USB device;
- ensuring that (i.e. placing in or checking that) the SuperSpeed USB device is in link state U0 in preparation for receiving an lsochronous Timestamp Packet (ITP);
- controlling the USB Host Controller to send a plurality of lsochronous Timestamp Packets (which, by their nature, are roughly periodic) across the lsochronous communication pipe, the lsochronous Timestamp Packets containing respective first timestamps indicative of times at which the Host Controller generated the respective lsochronous Timestamp Packets;
- locking a local clock of the SuperSpeed USB device to information that comprises the first timestamp, derived from one or more of the lsochronous Timestamp Packets (which may be derived, however, from a plurality of the lsochronous Timestamp Packets for greater accuracy), the locking being in respect of frequency such that the local clock is syntonised to a timebase of the USB Host Controller and a notion of time of the local clock is substantially synchronised to a notion of time of the USB Host Controller but with a constant phase delay equal to an average downstream propagation time of the plurality of lsochronous Timestamp Packets from the USB Host Controller to the SuperSpeed USB device;
- the SuperSpeed USB device transmitting a plurality of signals to the USB Host Controller, each of the signals containing a second timestamp indicative of a local time in the time domain of the SuperSpeed USB device when the respective signal was generated by the SuperSpeed device;
- the USB Host Controller creating a third timestamp indicative of a time of reception of the respective signals from the SuperSpeed USB device;
- the USB Host Controller determining a time period from one or more respective time differences between corresponding second and third timestamps (averaged, for example, when plural differences are used), the time period being indicative of a sum of a downstream propagation time and an upstream propagation time; and
- determining the downstream propagation time from the time period (for example, as half of the time period by assuming symmetrical upstream and downstream propagation times).
- Thus, this method permits a determination of cable propagation time and thereby accurately to phase align the clocks of a plurality of USB devices attached to a common Host Controller. In order to achieve this, the relative propagation times of timing signals between a common Host Controller and the plurality of USB devices must be determined The relative propagation times are then used to adjust the phase of each of the plurality of clocks to provide a system of synchronised devices. Accordingly the present invention provides a loopback measurement of cable and hub signal propagation time in a SuperSpeed USB network.
- In one embodiment, the method comprises ignoring the determination of downstream propagation time when the respective lsochronous Timestamp Packets contain a Packet Delayed flag.
- The method may comprise making a plurality of like determinations of the downstream propagation time. The method may further comprise selecting a modal peak in the multi-modal distribution of downstream propagation time corresponding to non-delayed upstream signal propagation as the downstream propagation time.
- The signals transmitted by the SuperSpeed USB device may be transmitted across the lsochronous pipe, but alternatively across any transfer type supported by USB.
- In practice, a plurality of time differences will have a distribution of values, owing to several factors. Firstly, there will be a small stochastic error in reception and timestamping of any single signal, owing to reclocking jitter in each of the USB Hub devices. More significantly, any given communication package in either upstream or downstream directions may be delayed by a hub.
- In the case of downstream packets, the lsochronous Timestamp Packet contains a Packet Delayed flag which is set by a hub on reclocking the lsochronous Timestamp Packet if the Hub has delayed retransmission for any reason. This allows delayed packets to be ignored from the process of synchronising the SuperSpeed USB device's local time. Upstream communication packets do not provide notification of hub delays, but hub delays are significantly larger than the stochastic errors, resulting in the distribution being substantially multi-modal. This allows delayed upstream packets to be ignored from the measurement of upstream propagation time.
- According to this aspect, there is also provided a method of determining the downstream propagation time of signals from a selected point in a USB network (such as the USB Host Controller or a USB hub) across one or more USB cables and one or more USB Hubs to a first SuperSpeed USB device of a plurality of SuperSpeed USB devices, the method comprising:
-
- ensuring that the first SuperSpeed USB device is in link state U0; ensuring that the SuperSpeed USB devices other than the first SuperSpeed USB device are not in link state U0;
- ensuring that no request is made to change the link state of any links in a USB network branch spanned by the selected point and the first SuperSpeed USB Device;
- performing a plurality of round trip propagation time measurements for the first SuperSpeed USB device.
- Thus, this embodiment reduces the uncertainty in signal propagation measurements caused by queuing of messages across the network.
- This offers a significant increase in the certainty of cable propagation time measurements and therefore allows greater precision in controlling the phase of a synchronised clock of a USB device.
- Some of the other one or more SuperSpeed USB devices may be unable to be synchronised according to this method, but they should still be precluded from communicating across the USB during the propagation time measurement so that the USB Hubs need not delay any signal propagation from queuing of messages.
- In one embodiment, no traffic other than propagation time measurement traffic for first SuperSpeed USB device is present on the USB network when measuring the propagation time to minimize potential hub retransmission delays.
- Compliance of the USB Host Controller is very tightly controlled. Modification of such a Host Controller to allow timestamping of the reception of communication packets from SuperSpeed USB devices may be unrealistic or impractical. It is therefore desirable to measure the passage of signals at some other point in the USB network and timestamp messages accordingly at that point. Hence, it is desirable that a conventional USB Host Controller be employed, wherein there is no provision for timestamping the receipt of a communication packet.
- Therefore, according to a second broad aspect, the present invention provides a method of determining the downstream propagation time of signals from a USB Host Controller to a SuperSpeed USB device in a USB network, comprising:
-
- opening one or more lsochronous communication pipes between the Host Controller and the SuperSpeed USB device;
- ensuring that the SuperSpeed USB device is in link state U0 in preparation for receiving an lsochronous Timestamp Packet (ITP);
- the USB Host Controller sending a plurality of multicast periodic lsochronous Timestamp Packets across the lsochronous communication pipes, each of the lsochronous Timestamp Packets containing a respective first timestamp indicative of a local time of the USB Host Controller when the USB
- Host Controller generated each of the plurality of lsochronous Timestamp Packets;
-
- locking a local clock of the SuperSpeed USB device to information including the first timestamp derived from one or more of the lsochronous Timestamp Packets (ITP), the locking being in respect of frequency and in phase with reception of the lsochronous Timestamp Packets, such that the local clock is syntonised to a timebase of the USB Host Controller and a notion of time of the local clock is substantially synchronised to a notion of time of the Host Controller, but with a constant phase delay equal to the average downstream propagation time of the lsochronous Timestamp Packets from the USB Host Controller to the SuperSpeed USB device; and
- designating a master USB device in the USB network;
- locking a measurement clock local to the Master USB device by any of the methods of this invention described herein, so that the measurement clock is syntonised and synchronised to the notion of time of the USB Host Controller;
- the SuperSpeed USB device transmitting a plurality of signals to the USB Host Controller, each of the signals containing respective second timestamps indicative of a local time in a time domain of the SuperSpeed USB device when the respective signal was generated by the SuperSpeed USB device;
- monitoring SuperSpeed USB traffic with the master USB device for the signals from the SuperSpeed USB device;
- the master USB Device creating respective third timestamps indicative of respective times of detection of the signals from the SuperSpeed USB device;
- the master USB device decoding one or more respective second timestamps from the SuperSpeed USB traffic corresponding to the respective signals for which the respective third timestamps were generated;
- the master USB Device determining a time period from one or more respective time differences between corresponding second and third timestamps (averaged, for example, when plural differences are used), the time period being indicative of a sum of a downstream propagation time and an upstream propagation time; and
- determining the downstream propagation time from the time period (for example, as half of the time period by assuming symmetrical upstream and downstream propagation times).
- Thus, cable propagation time may be determined.
- In an embodiment, the measurement clock is syntonised to the notion of time of the USB Host Controller.
- In an embodiment, the measurement clock is syntonised to the notion of time of the USB Host Controller.
- In an embodiment, the method further comprises:
-
- making a plurality of determinations of the downstream propagation time; and
- deriving an improved determination of the downstream propagation time by applying one or more statistical techniques to the determinations of downstream propagation time.
- In an embodiment, the method further comprises synchronising the phase of the local clock of the USB device.
- The measurement clock may be syntonised and synchronised to the notion of time of the USB Host Controller by a SuperSpeed USB synchronisation channel, a non-SuperSpeed USB synchronisation channel or any other suitable means including reception of a timing signal from an external source.
- In one embodiment, the master USB device is attached near the top of the USB network.
- The method may include (and possibly statistically analyzing) a plurality determinations of propagation time to improve accuracy of measurement of the downstream propagation time. The method may include selecting a modal peak in the multi-modal distribution of downstream propagation time corresponding to non-delayed upstream signal propagation as the downstream propagation time.
- The method of this embodiment allows synchronisation, or phase adjustment, of the notion of time of the SuperSpeed USB device to match the notion of time of the master USB Device, and by reference back to the notion of time of the USB Host Controller if desired.
- According to this aspect, there is also provided a method of determining the downstream propagation time of signals from a USB Host Controller to a plurality of SuperSpeed USB devices in a USB network, comprising:
-
- applying the method described above to each of the SuperSpeed USB devices;
- wherein the SuperSpeed USB devices contain respective local clock that are synchronised to a common notion of time.
- According to a third broad aspect, the present invention provides an apparatus for determining the relative downstream propagation time of signals from a USB Host Controller to a SuperSpeed USB device, the apparatus comprising:
-
- a SuperSpeed-capable upstream port adapted to provide a SuperSpeed upstream connection and a non-SuperSpeed upstream connection;
- a plurality of SuperSpeed-capable downstream ports;
- first circuitry, adapted to perform a USB hub function providing connectivity to the upstream port and the downstream ports for both SuperSpeed and non-SuperSpeed connections;
- second circuitry, adapted to perform one or more SuperSpeed or non-SuperSpeed USB device functions, and connected to at least one of the downstream ports;
- third circuitry, adapted to decode synchronisation information (comprising, for example, one or more periodic signal structures or timestamps, or a trigger signal, a clock signal and clock phase information) from either the SuperSpeed or the non-SuperSpeed upstream connection;
- a local measurement clock synchronised to a notion of time of the USB Host Controller with the third circuitry (which, as will be appreciated by those in the art, results in the synchronisation containing a constant but generally unknown phase offset from the true notion of time of the USB Host Controller); and
- fourth circuitry, adapted to monitor SuperSpeed USB traffic for a timestamp signal with a first timestamp received at one of the downstream ports;
- fifth circuitry, adapted to create a second timestamp corresponding to detection of the timestamp signal;
- sixth circuitry, adapted to decode the first timestamp from the SuperSpeed USB traffic corresponding to a data packet or packets for which the second timestamp was generated; and
- seventh circuitry or a computational mechanism, adapted to determine a time difference between the first and second timestamps in the time domain of the local measurement clock.
- Thus, cable propagation time may be determined.
- According to a fourth broad aspect, the present invention provides a method of synchronising the operation of a plurality of SuperSpeed USB devices with respective local clocks in a USB network, comprising:
-
- syntonising the local clocks of the SuperSpeed USB devices;
- synchronising, or phase aligning, respective notions of time of the local clocks; and maintaining syntonisation of the local clocks, and thereby a synchronous notion of time;
- whereby the SuperSpeed USB devices are synchronised and adapted to enable coordinated operation of a plurality of functions on the SuperSpeed USB devices, synchronised to a common time domain.
- Thus, the plurality of SuperSpeed USB devices may be synchronised. In yet another type of synchronisation, utilising a Precision Time Protocol (PTP), background art methods require constant messaging in order to synchronise free running oscillators on each device, whereas according to this aspect synchronisation or phase alignment of the local clock may be performed only once. In a particular embodiment, one clock is syntonised (or slaved) to another clock. When the clocks are phase aligned with a common notion of time, the syntonisation algorithms allow the clocks to remain synchronised with reduced messaging overhead.
- In one embodiment, the SuperSpeed USB devices are synchronised to a notion of time and timebase of a USB Host Controller of the USB network.
- Furthermore, the method may be employed with any communication bus whereby syntonisation information is readily available at substantially all of the time. In this case, any communication bus such as a synchronous form of
- Ethernet, PXI, PXI-express, USB, wireless communication means or any other communication means can deliver syntonising signals to a plurality of attached devices and only synchronise the notion of time of each of the plurality of devices only once.
- In a further embodiment the USB devices are synchronised to a common notion of time by a common external trigger signal that is applied synchronously to each syntonised USB device.
- In an embodiment, syntonising the local clocks comprises locking the local clocks to a periodic data structure in the USB data stream.
- In an embodiment, syntonising the local clocks comprises locking the local clocks to a SuperSpeed USB Isochronous Timestamp Packet. In an embodiment, synchronising the phase of the syntonised clocks occurs only once.
- In an embodiment, the synchronisation method further comprises:
- determining the downstream propagation time of signals according to the method described above; and phase adjusting the local clocks by an amount determined by the downstream propagation time.
- According to this aspect, there is also provided a method of synchronising the operation of a plurality of devices with respective local clocks, the devices being attached to a common bus, comprising:
-
- syntonising the local clocks of the devices;
- synchronising, or phase aligning, respective notions of time of the local clocks; and maintaining syntonisation of the local clocks, and thereby a synchronous notion of time of the local clocks;
- whereby the devices are synchronised and adapted to enable coordinated operation of a plurality of functions on the plurality of devices.
- It should be noted that all the various features of each of the above aspects of the invention can be combined as suitable and desired.
- Furthermore, it should be noted that the invention also provides apparatuses and systems arranged to perform each of the methods of the invention described above.
- In addition, apparatuses according to the invention can be embodied in various ways. For example, such devices could be constructed in the form of multiple components on a printed circuit or printed wiring board, on a ceramic substrate or at the semiconductor level, that is, as a single silicon (or other semiconductor material) chip.
- In order that the present invention may be more clearly ascertained, embodiments will now be described, by way of example, with reference to the accompanying drawing, in which:
-
FIG. 1 is a schematic diagram of the dual-bus architecture of USB3 according to the background art; -
FIG. 2 is a schematic diagram of a synchronised USB according to an embodiment of the present invention, containing both SuperSpeed and non-SuperSpeed USB devices; -
FIG. 3A is a schematic representation of a USB network according to an embodiment of the present invention; -
FIG. 3B shows the timing diagram for propagation time measurements between the link partners USB network ofFIG. 3A ; -
FIG. 4 is a graphical representation of a synchronisation method according to an embodiment of the present invention. - A synchronised USB according to a first embodiment of the present invention is shown schematically at 70 in
FIG. 2 , provided in a personal computer (PC) 72.PC 72 includes a SuperSpeedUSB Host Controller 74 that is connected to anetwork 76 containing a SuperSpeedUSB Timing Hub 78, aSuperSpeed USB device 80 and anon-SuperSpeed USB device 82.USB Host Controller 74 is connected toUSB Timing Hub 78 bycompound USB cable 84 comprisingSuperSpeed conductors 86 andnon-SuperSpeed conductors 88. -
USB Timing Hub 78 supports attachment of both aSuperSpeed USB device 80 andnon-SuperSpeed USB device 82, so bothSuperSpeed conductors 86 andnon-SuperSpeed conductors 88 carry signals between SuperSpeedUSB Host Controller 74 andUSB Timing Hub 78. -
SuperSpeed USB device 80 is connected toUSB Timing Hub 78 by SuperSpeed-compliantcompound USB cable 90, comprisingSuperSpeed conductors 92 andnon-SuperSpeed conductors 94. Asdevice USB 80 is a SuperSpeed USB device,USB Timing Hub 78 turns off non-SuperSpeed data traffic toconductors 94, so the connection betweenSuperSpeed device 80 andUSB Timing Hub 78 is provided bySuperSpeed conductors 92 alone.Non-SuperSpeed USB device 82 is connected toUSB Timing Hub 78 by SuperSpeed-compliantcompound USB cable 96, comprisingSuperSpeed conductors 98 andnon-SuperSpeed conductors 100. There are no signals across theSuperSpeed USB conductors 98 ofcable 96 while a data connection is being made toNon-SuperSpeed USB device 82 by thenon-SuperSpeed conductors 100. - In this example, SuperSpeed conductors 92 (of compound USB cable 90) between
USB Timing Hub 78 andSuperSpeed USB device 80 are adapted to provide a SuperSpeed synchronisation channel, whilst non-SuperSpeed cable segment 100 (of compound USB cable 96) betweenUSB Timing Hub 78 andnon-SuperSpeed USB device 82 can be said to provide a non-SuperSpeed synchronisation channel. - According to this embodiment,
SuperSpeed USB device 80 is synchronised tonon-SuperSpeed USB device 82. Frames in non-SuperSpeed USB traffic have a substantially constant phase relationship with the Isochronous SuperSpeed Timestamp packets. -
FIG. 3A is a schematic view of aUSB network 300 according to this embodiment, illustrating methods of determining the propagation time of signals across a USB network.USB network 300 comprises a first device in the form of aUSB Host Controller 302, a second device in the form of aUSB device 304, aUSB hub 306 and a pair ofUSB cables USB Host 302 to USB device 304 (viaport 310 ofUSB Host Controller 302,port 312 a ofUSB Hub 306,port 312 b ofUSB Hub 306 andport 314 of USB device 304). -
FIG. 3B is a schematic timing diagram 320 of cable propagation loop-time measurements for the configuration ofFIG. 3A , according to the embodiment of that figure. It should be noted that, although this embodiment comprises a USB network, the following approach may be applied-as will be appreciated by those skilled in the art-to any communication network. - According to this embodiment, the first device,
USB Host Controller 302, transmits a message to the second device,USB device 304, and simultaneously starts its timer 316 (i.e. of USB Host Controller 302) at time t1 (in the time domain of USB Host Controller 302), This message is received at the second device (i.e. USB device 304) at time t2 (in the time domain of USB device 304). After some internal retransmission latency, the message is retransmitted at time t3 (in the time domain of USB device 304). When the message is received byUSB Host Controller 302 at t4,USB Host Controller 302 stops itstimer 316. The total loop time is given by (t4−t1) in the time domain ofUSB Host Controller 302, which includes the retransmission latency atUSB device 304. The cable propagation time (arising from propagation inUSB cables - In a variation of this embodiment of the present invention,
USB device 304 also has a timer,timer 318. In this variation,timer 318 ofUSB 304 starts at t2 when the aforementioned message is received fromUSB Host Controller 302 and stops at time t3 when retransmission of that message occurs. In this case the total loop time is given by (t4−t2)−(t3−t2). It should be noted thattimers USB Host Controller 302 andUSB device 304 are synchronised, or at least syntonised, for greatest accuracy. -
FIG. 4 illustrates a synchronisation method according to another embodiment of the present invention. The lower register ofFIG. 4 contains aplot 402 of time in a time domain (Tdevice domain) of a USB device against time in a time domain (THost domain) of a USB Host. If the two time domains were syntonised and synchronised,curve 402 would be astraight line 404 passing through the origin. - Referring to the upper register of
FIG. 4 , in a typical scenario the USB Host sends a plurality of substantially periodic syntonisation signals 406 to the USB device. The local clock controller of the USB device adjusts the frequency of the local clock and the rate of evolution of the USB device's notion of time (Tdevice domain) begins to approach the rate of evolution of the USB Host's notion of time (THost domain). Referring to the lower register ofFIG. 4 , it will be seen that, at some point in time 408, the USB device's notion of time is evolving at the same rate as the USB Host's notion of time; that is, thegradient 410 ofcurve 402 is the same as that ofstraight line 404. - The two time domains are then said to be syntonised, but the notions of time are not the same, as may be seen from the vertical offset between the
time curve 402 and thestraight line 404 at time 408. At some point after the devices have been syntonised, however,Synchronisation Messaging 412 is sent between the USB Host and the USB device in order to facilitate synchronisation of their time domains. At point 416, the USB device's notion of time is adjusted such that it conforms to the USB Host's notion of time. This is shown by the transition of time from USB device time at 418 to 420 and the point where synchronisation occurs 416. The two clocks have been synchronised by a single messaging event at 416 and the plurality of syntonisation signals 406 ensure that the time domain of the USB device tracks that of the USB Host (at 422). - It will be apparent to those skilled in the art that
Synchronisation Messaging 412 may be initiated be either party to determine the relative notions of local time. It is also possible to synchronise or adjust the time domain of either party in order to synchronise the pair. - Modifications within the scope of the invention may be readily effected by those skilled in the art. It is to be understood, therefore, that this invention is not limited to the particular embodiments described by way of example hereinabove and that combinations of the various embodiments described herein are readily apparent to those skilled in the art.
- In the preceding description of the invention and in the claims that follow, except where the context requires otherwise owing to express language or necessary implication, the expression “Host Controller” embraces all forms of USB Host Controller, including standard USB Host controllers, USB-on-the-go Host Controllers and wireless USB Host Controllers.
- In the preceding description of the invention and in the claims that follow, except where the context requires otherwise owing to express language or necessary implication, the word “comprise” or variations such as “comprises” or “comprising” is used in an inclusive sense, that is, to specify the presence of the stated features but not to preclude the presence or addition of further features in various embodiments of the invention.
- Further, any reference herein to background art is not intended to imply that such background art forms or formed a part of the common general knowledge in any country.
Claims (7)
1. A method of determining a downstream propagation time of signals from a selected point in a USB network across one or more USB cables and one or more USB Hubs to a first SuperSpeed USB device of a plurality of SuperSpeed USB devices, the method comprising:
ensuring that said first SuperSpeed USB device is in link state U0;
ensuring that said SuperSpeed USB devices other than said first SuperSpeed USB device are not in link state U0;
ensuring that no request is made to change the link state of any links in a USB network branch spanned by said selected point and said first SuperSpeed USB Device; and
performing a plurality of round trip propagation time measurements for said first SuperSpeed USB device.
2. A method as claimed in claim 1 , wherein said selected point in a USB network is a USB Host Controller.
3. A method as claimed in claim 1 , wherein said selected point in a USB network is a USB hub.
4. A method as claimed in claim 1 , wherein no traffic other than propagation time measurement traffic for the first SuperSpeed USB device is present on the USB network when measuring the propagation time to minimize potential hub retransmission delays.
5. A method as claimed in claim 2 , wherein no traffic other than propagation time measurement traffic for the first SuperSpeed USB device is present on the USB network when measuring the propagation time to minimize potential hub retransmission delays.
6. A method as claimed in claim 3 , wherein no traffic other than propagation time measurement traffic for the first SuperSpeed USB device is present on the USB network when measuring the propagation time to minimize potential hub retransmission delays.
7. A method of determining a downstream propagation time of signals from a selected point in a USB network across one or more USB cables and one or more USB Hubs to a first SuperSpeed USB device of a plurality of SuperSpeed USB devices, the method comprising:
ensuring that said first SuperSpeed USB device is in link state U0;
ensuring that said SuperSpeed USB devices other than said first SuperSpeed USB device are not in link state U0;
ensuring that no request is made to change the link state of any links in a USB network branch spanned by said selected point and said first SuperSpeed USB Device;
performing a plurality of round trip propagation time measurements for said first SuperSpeed USB device;
using the plurality of round trip propagation time measurements to determine the downstream propagation time; and
controlling traffic on the USB network so that no traffic other than propagation time measurement traffic for the first SuperSpeed USB device is present on the USB network when measuring the round trip propagation time to minimize potential hub retransmission delays.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/303,069 US20140298072A1 (en) | 2009-05-20 | 2014-06-12 | Method and apparatus for synchronising the local time of a plurality of instruments |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17990409P | 2009-05-20 | 2009-05-20 | |
PCT/AU2010/000603 WO2010132942A1 (en) | 2009-05-20 | 2010-05-20 | Method and apparatus for synchronising the local time of a plurality of instruments |
US201113320346A | 2011-11-14 | 2011-11-14 | |
US14/303,069 US20140298072A1 (en) | 2009-05-20 | 2014-06-12 | Method and apparatus for synchronising the local time of a plurality of instruments |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/AU2010/000603 Continuation WO2010132942A1 (en) | 2009-05-20 | 2010-05-20 | Method and apparatus for synchronising the local time of a plurality of instruments |
US13/320,346 Continuation US8793524B2 (en) | 2009-05-20 | 2010-05-20 | Method and apparatus for synchronising the local time of a plurality of instruments |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140298072A1 true US20140298072A1 (en) | 2014-10-02 |
Family
ID=43125664
Family Applications (11)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/320,437 Abandoned US20120066418A1 (en) | 2009-05-20 | 2010-05-20 | Synchronous network of superspeed and non-superspeed usb devices |
US13/320,279 Expired - Fee Related US8745431B2 (en) | 2009-05-20 | 2010-05-20 | Compound universal serial bus architecture providing precision synchronisation to an external timebase |
US13/320,388 Abandoned US20120066417A1 (en) | 2009-05-20 | 2010-05-20 | Synchronisation and trigger distribution across instrumentation networks |
US13/321,707 Expired - Fee Related US8984321B2 (en) | 2009-05-20 | 2010-05-20 | Jitter reduction method and apparatus for synchronised USB devices |
US13/320,401 Expired - Fee Related US8667316B2 (en) | 2009-05-20 | 2010-05-20 | Precision synchronisation architecture for superspeed universal serial bus devices |
US13/320,346 Expired - Fee Related US8793524B2 (en) | 2009-05-20 | 2010-05-20 | Method and apparatus for synchronising the local time of a plurality of instruments |
US13/320,334 Expired - Fee Related US8626980B2 (en) | 2009-05-20 | 2010-05-20 | High density, low jitter, synchronous USB expansion |
US14/255,646 Abandoned US20140229756A1 (en) | 2009-05-20 | 2014-04-17 | Compound universal serial bus architecture providing precision synchronisation to an external timebase |
US14/303,069 Abandoned US20140298072A1 (en) | 2009-05-20 | 2014-06-12 | Method and apparatus for synchronising the local time of a plurality of instruments |
US14/486,513 Abandoned US20150039791A1 (en) | 2009-05-20 | 2014-09-15 | Synchronisation and trigger distribution across instrumentation networks |
US14/557,150 Abandoned US20150089098A1 (en) | 2009-05-20 | 2014-12-01 | Synchronous network of superspeed and non-superspeed usb devices |
Family Applications Before (8)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/320,437 Abandoned US20120066418A1 (en) | 2009-05-20 | 2010-05-20 | Synchronous network of superspeed and non-superspeed usb devices |
US13/320,279 Expired - Fee Related US8745431B2 (en) | 2009-05-20 | 2010-05-20 | Compound universal serial bus architecture providing precision synchronisation to an external timebase |
US13/320,388 Abandoned US20120066417A1 (en) | 2009-05-20 | 2010-05-20 | Synchronisation and trigger distribution across instrumentation networks |
US13/321,707 Expired - Fee Related US8984321B2 (en) | 2009-05-20 | 2010-05-20 | Jitter reduction method and apparatus for synchronised USB devices |
US13/320,401 Expired - Fee Related US8667316B2 (en) | 2009-05-20 | 2010-05-20 | Precision synchronisation architecture for superspeed universal serial bus devices |
US13/320,346 Expired - Fee Related US8793524B2 (en) | 2009-05-20 | 2010-05-20 | Method and apparatus for synchronising the local time of a plurality of instruments |
US13/320,334 Expired - Fee Related US8626980B2 (en) | 2009-05-20 | 2010-05-20 | High density, low jitter, synchronous USB expansion |
US14/255,646 Abandoned US20140229756A1 (en) | 2009-05-20 | 2014-04-17 | Compound universal serial bus architecture providing precision synchronisation to an external timebase |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/486,513 Abandoned US20150039791A1 (en) | 2009-05-20 | 2014-09-15 | Synchronisation and trigger distribution across instrumentation networks |
US14/557,150 Abandoned US20150089098A1 (en) | 2009-05-20 | 2014-12-01 | Synchronous network of superspeed and non-superspeed usb devices |
Country Status (7)
Country | Link |
---|---|
US (11) | US20120066418A1 (en) |
EP (10) | EP2433195B1 (en) |
JP (4) | JP5636043B2 (en) |
CN (3) | CN102439532A (en) |
AU (7) | AU2010251767A1 (en) |
CA (3) | CA2761379A1 (en) |
WO (10) | WO2010132945A1 (en) |
Families Citing this family (95)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1150596B (en) * | 1960-01-15 | 1963-06-20 | Wilmot Breeden Ltd | Closure for vehicle doors |
WO2010132945A1 (en) * | 2009-05-20 | 2010-11-25 | Chronologic Pty. Ltd. | Precision synchronisation architecture for superspeed universal serial bus devices |
US8135883B2 (en) | 2010-01-19 | 2012-03-13 | Standard Microsystems Corporation | USB hub apparatus supporting multiple high speed devices and a single super speed device |
US8428045B2 (en) * | 2010-03-16 | 2013-04-23 | Harman International Industries, Incorporated | Media clock recovery |
US8645601B2 (en) * | 2010-06-11 | 2014-02-04 | Smsc Holdings S.A.R.L. | Methods and systems for performing serial data communication between a host device and a connected device |
US8484387B2 (en) * | 2010-06-30 | 2013-07-09 | Silicon Image, Inc. | Detection of cable connections for electronic devices |
US8719475B2 (en) * | 2010-07-13 | 2014-05-06 | Broadcom Corporation | Method and system for utilizing low power superspeed inter-chip (LP-SSIC) communications |
US8560754B2 (en) * | 2010-09-17 | 2013-10-15 | Lsi Corporation | Fully integrated, low area universal serial bus device transceiver |
EP2434360B1 (en) * | 2010-09-22 | 2020-01-08 | Siemens Aktiengesellschaft | Motion control system |
US8364870B2 (en) * | 2010-09-30 | 2013-01-29 | Cypress Semiconductor Corporation | USB port connected to multiple USB compliant devices |
JP5269047B2 (en) * | 2010-11-29 | 2013-08-21 | シャープ株式会社 | Electronic equipment system, electronic equipment and connection equipment |
US8825925B1 (en) * | 2011-02-14 | 2014-09-02 | Cypress Semiconductor Corporation | Systems and methods for super speed packet transfer |
CN102221860B (en) * | 2011-06-14 | 2012-09-12 | 浙江红苹果电子有限公司 | Method and device for infinite signal cascade of back board signals among chassises |
TWI539289B (en) * | 2011-06-16 | 2016-06-21 | Eever Technology Inc | Usb 3.0 host with low power consumption and method for reducing power consumption of a usb 3.0 host |
US8799532B2 (en) | 2011-07-07 | 2014-08-05 | Smsc Holdings S.A.R.L. | High speed USB hub with full speed to high speed transaction translator |
US8996747B2 (en) * | 2011-09-29 | 2015-03-31 | Cypress Semiconductor Corporation | Methods and physical computer-readable storage media for initiating re-enumeration of USB 3.0 compatible devices |
CN102955585A (en) * | 2011-08-24 | 2013-03-06 | 鸿富锦精密工业(深圳)有限公司 | Mouse |
US8843664B2 (en) | 2011-09-29 | 2014-09-23 | Cypress Semiconductor Corporation | Re-enumeration of USB 3.0 compatible devices |
JP2013090006A (en) * | 2011-10-13 | 2013-05-13 | Nikon Corp | Electronic apparatus and program |
US9590411B2 (en) | 2011-12-15 | 2017-03-07 | Schweitzer Engineering Laboratories, Inc. | Systems and methods for time synchronization of IEDs via radio link |
US8898354B2 (en) * | 2011-12-15 | 2014-11-25 | Icron Technologies Corporation | Methods and devices for synchronizing to a remotely generated time base |
US9697159B2 (en) * | 2011-12-27 | 2017-07-04 | Intel Corporation | Multi-protocol I/O interconnect time synchronization |
JP5763519B2 (en) * | 2011-12-28 | 2015-08-12 | ルネサスエレクトロニクス株式会社 | USB hub controller, USB host controller, and system |
TWI482026B (en) * | 2012-02-07 | 2015-04-21 | Etron Technology Inc | Low power consumption usb 3.0 host and method for reducing power consumption of a usb 3.0 host |
US20130254440A1 (en) * | 2012-03-20 | 2013-09-26 | Icron Technologies Corporation | Devices and methods for transmitting usb termination signals over extension media |
WO2013165416A1 (en) * | 2012-05-02 | 2013-11-07 | Intel Corporation | Configuring a remote m-phy |
JP5970958B2 (en) * | 2012-05-22 | 2016-08-17 | 富士通株式会社 | Information processing apparatus, delay difference measurement method, and delay difference measurement program |
AU2013204757A1 (en) * | 2012-06-03 | 2013-12-19 | Chronologic Pty Ltd | Synchronisation of a system of distributed computers |
US9087158B2 (en) | 2012-06-30 | 2015-07-21 | Intel Corporation | Explicit control message signaling |
US20140019777A1 (en) * | 2012-07-11 | 2014-01-16 | Tsun-Te Shih | Power data communication architecture |
CN103577366B (en) * | 2012-07-19 | 2016-09-14 | 财团法人工业技术研究院 | Portable electronic device and data transmission method thereof |
US9709680B2 (en) | 2012-09-08 | 2017-07-18 | Schweitzer Engineering Laboratories, Inc. | Quality of precision time sources |
US9400330B2 (en) | 2012-10-19 | 2016-07-26 | Schweitzer Engineering Laboratories, Inc. | Manipulation resilient time distribution network |
ES2547028R1 (en) | 2012-10-19 | 2015-12-02 | Schweitzer Engineering Laboratories, Inc. | Time distribution device with multi-band antenna |
US9599719B2 (en) | 2012-10-19 | 2017-03-21 | Schweitzer Engineering Laboratories, Inc. | Detection of manipulated satellite time signals |
BR112015008592A2 (en) | 2012-10-19 | 2017-07-04 | Schweitzer Engineering Lab Inc | method, time distribution device, and non-temporary computer readable storage media |
KR20140065074A (en) * | 2012-11-21 | 2014-05-29 | 삼성전자주식회사 | Mobile device and usb hub |
TWI497306B (en) * | 2012-11-29 | 2015-08-21 | Faraday Tech Corp | Usb super speed hub and associated traffic managing method |
US9709682B2 (en) | 2013-05-06 | 2017-07-18 | Schweitzer Engineering Laboratories, Inc. | Multi-constellation GNSS integrity check for detection of time signal manipulation |
US9759816B2 (en) | 2013-01-11 | 2017-09-12 | Schweitzer Engineering Laboratories, Inc. | Multi-constellation GNSS integrity check for detection of time signal manipulation |
GB2523935B (en) * | 2013-01-25 | 2021-01-20 | Hewlett Packard Development Co | USB controllers coupled to USB ports |
KR20140106184A (en) * | 2013-02-26 | 2014-09-03 | 삼성전자주식회사 | Cable, mobile terminal for connecting thereof and operating method thereof |
US20140244852A1 (en) * | 2013-02-27 | 2014-08-28 | Ralink Technology Corp. | Method of Reducing Mutual Interference between Universal Serial Bus (USB) data transmission and wireless data transmission |
WO2014137311A1 (en) * | 2013-03-04 | 2014-09-12 | Empire Technology Development Llc | Virtual instrument playing scheme |
JP2014217039A (en) * | 2013-04-30 | 2014-11-17 | 富士通株式会社 | Transmission device and synchronization control method |
US9083503B2 (en) | 2013-05-02 | 2015-07-14 | Schweitzer Engineering Laboratories, Inc. | Synchronized clock event report |
CN103309397B (en) * | 2013-06-17 | 2015-11-18 | 杭州锐达数字技术有限公司 | Based on the synchronous sampling method of the data acquisition equipment of USB |
US9319100B2 (en) | 2013-08-12 | 2016-04-19 | Schweitzer Engineering Laboratories, Inc. | Delay compensation for variable cable length |
CN104426025B (en) * | 2013-09-03 | 2018-04-17 | 鸿富锦精密工业(深圳)有限公司 | Electronic device connects system |
US11025345B2 (en) | 2013-09-19 | 2021-06-01 | Radius Universal Llc | Hybrid cable providing data transmission through fiber optic cable and low voltage power over copper wire |
US10855381B2 (en) * | 2013-09-19 | 2020-12-01 | Radius Universal Llc | Fiber optic communications and power network |
US10277330B2 (en) | 2013-09-19 | 2019-04-30 | Radius Universal Llc | Fiber optic communications and power network |
US9133019B2 (en) * | 2013-12-03 | 2015-09-15 | Barry John McCleland | Sensor probe and related systems and methods |
CN104750649B (en) * | 2013-12-31 | 2017-09-29 | 中核控制系统工程有限公司 | The synchronous time sequence control method of open topological structure bus |
US9606955B2 (en) | 2014-02-10 | 2017-03-28 | Intel Corporation | Embedded universal serial bus solutions |
US9270442B2 (en) | 2014-04-29 | 2016-02-23 | Schweitzer Engineering Laboratories, Inc. | Time signal propagation delay correction |
US9811488B2 (en) | 2014-04-29 | 2017-11-07 | Mcci Corporation | Apparatus and methods for dynamic role switching among USB hosts and devices |
US10778741B2 (en) * | 2014-05-04 | 2020-09-15 | Valens Semiconductor Ltd. | Method and system for assigning vulnerability levels to sessions |
US9425652B2 (en) | 2014-06-16 | 2016-08-23 | Schweitzer Engineering Laboratories, Inc. | Adaptive holdover timing error estimation and correction |
CN104133801A (en) * | 2014-06-18 | 2014-11-05 | 长芯盛(武汉)科技有限公司 | Data transmission device and data transmission method |
TWI509418B (en) * | 2014-06-30 | 2015-11-21 | Chant Sincere Co Ltd | A data transfer system and method of controlling the same |
CN104156036A (en) * | 2014-07-08 | 2014-11-19 | 北京中科泛华测控技术有限公司 | Multi-board-card synchronous interconnecting method, master board card and slave board cards |
JP6458388B2 (en) * | 2014-07-30 | 2019-01-30 | ブラザー工業株式会社 | Reading device, control method thereof, and computer program |
US10579574B2 (en) | 2014-09-30 | 2020-03-03 | Keysight Technologies, Inc. | Instrumentation chassis with high speed bridge board |
US9813173B2 (en) | 2014-10-06 | 2017-11-07 | Schweitzer Engineering Laboratories, Inc. | Time signal verification and distribution |
US9710406B2 (en) * | 2014-12-15 | 2017-07-18 | Intel Corporation | Data transmission using PCIe protocol via USB port |
KR101585063B1 (en) | 2014-12-22 | 2016-01-13 | 포항공과대학교 산학협력단 | A device PHY for serial data communication without an external clock signal |
US20160344661A1 (en) * | 2015-05-18 | 2016-11-24 | Justin T. Esgar | System and method for linking external computers to a server |
CN105512071B (en) * | 2015-12-07 | 2018-04-03 | 上海兆芯集成电路有限公司 | High speed interface host-side controller |
CN105550134B (en) * | 2015-12-07 | 2018-04-03 | 上海兆芯集成电路有限公司 | High speed interface host-side controller |
CN106909198B (en) * | 2015-12-22 | 2020-11-06 | 华硕电脑股份有限公司 | External device, electronic device and electronic system |
US10375108B2 (en) | 2015-12-30 | 2019-08-06 | Schweitzer Engineering Laboratories, Inc. | Time signal manipulation and spoofing detection based on a latency of a communication system |
JP2017163204A (en) * | 2016-03-07 | 2017-09-14 | APRESIA Systems株式会社 | Communication apparatus |
US10095653B2 (en) * | 2016-04-02 | 2018-10-09 | Intel Corporation | Apparatuses, systems, and methods for accurately measuring packet propagation delays through USB retimers |
US10503684B2 (en) | 2016-07-01 | 2019-12-10 | Intel Corporation | Multiple uplink port devices |
US10527732B2 (en) | 2017-02-09 | 2020-01-07 | Schweitzer Engineering Laboratories, Inc. | Verification of time sources |
JP6897307B2 (en) * | 2017-05-19 | 2021-06-30 | セイコーエプソン株式会社 | Circuit equipment, electronic devices, cable harnesses and data transfer methods |
US20180376034A1 (en) * | 2017-06-22 | 2018-12-27 | Christie Digital Systems Usa, Inc. | Atomic clock based synchronization for image devices |
US20190025872A1 (en) * | 2017-07-18 | 2019-01-24 | Qualcomm Incorporated | Usb device with clock domain correlation |
DE112018005895T5 (en) * | 2018-01-25 | 2020-07-30 | Intel Corporation | POWER MANAGEMENT OF DISCRETE COMMUNICATION PORT COMPONENTS |
US10896106B2 (en) * | 2018-05-10 | 2021-01-19 | Teradyne, Inc. | Bus synchronization system that aggregates status |
US10437983B1 (en) * | 2018-05-11 | 2019-10-08 | Cigent Technology, Inc. | Method and system for improved data control and access |
US11630424B2 (en) | 2018-07-13 | 2023-04-18 | Schweitzer Engineering Laboratories, Inc. | Time signal manipulation detection using remotely managed time |
US10713185B2 (en) * | 2018-07-16 | 2020-07-14 | Logitech Europe S.A. | Wireless communication with peripheral device |
US10819727B2 (en) | 2018-10-15 | 2020-10-27 | Schweitzer Engineering Laboratories, Inc. | Detecting and deterring network attacks |
CN109855798A (en) * | 2018-12-09 | 2019-06-07 | 北京航天计量测试技术研究所 | A kind of portable pressure in-line calibration device based on PXI bussing technique |
US10912104B2 (en) | 2019-02-01 | 2021-02-02 | Schweitzer Engineering Laboratories, Inc. | Interleaved, static time division multiple access (TDMA) for minimizing power usage in delay-sensitive applications |
CN110018977A (en) * | 2019-03-20 | 2019-07-16 | 芯启源(上海)半导体科技有限公司 | Infringement recognition methods, system, terminal and medium based on usb protocol |
US10873402B2 (en) | 2019-04-30 | 2020-12-22 | Corning Research & Development Corporation | Methods and active optical cable assemblies for providing a reset signal at a peripheral end |
US10884973B2 (en) | 2019-05-31 | 2021-01-05 | Microsoft Technology Licensing, Llc | Synchronization of audio across multiple devices |
US11075534B2 (en) * | 2019-10-12 | 2021-07-27 | Hynetek Semiconductor Co., Ltd. | USB type-C interface circuit and charging method thereof, USB device |
US11126220B2 (en) * | 2020-01-29 | 2021-09-21 | Dell Products L.P. | System and method for time synchronization between information handling systems |
US11170800B2 (en) | 2020-02-27 | 2021-11-09 | Microsoft Technology Licensing, Llc | Adjusting user experience for multiuser sessions based on vocal-characteristic models |
US12050544B2 (en) * | 2021-04-12 | 2024-07-30 | Icron Technologies Corporation | Predicting free buffer space in a USB extension environment |
KR20240093248A (en) * | 2022-12-15 | 2024-06-24 | 삼성전자주식회사 | Hub device and method for transmitting data thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4757460A (en) * | 1985-06-14 | 1988-07-12 | Zenith Electronics Corporation | Communications network with individualized access delays |
US20030033417A1 (en) * | 2000-12-15 | 2003-02-13 | Qiuzhen Zou | Generating and implementing a communication protocol and interface for high data rate signal transfer |
US20030200475A1 (en) * | 2002-04-19 | 2003-10-23 | Eiji Komoto | Universal serial bus circuit and data structure |
Family Cites Families (131)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2242800B (en) * | 1990-04-03 | 1993-11-24 | Sony Corp | Digital phase detector arrangements |
JPH05161181A (en) * | 1991-12-10 | 1993-06-25 | Nec Corp | Time synchronization system |
US5553302A (en) * | 1993-12-30 | 1996-09-03 | Unisys Corporation | Serial I/O channel having independent and asynchronous facilities with sequence recognition, frame recognition, and frame receiving mechanism for receiving control and user defined data |
US5832310A (en) * | 1993-12-30 | 1998-11-03 | Unisys Corporation | Serial I/O channel having dependent and synchronous sources of control data and user defined data |
EP0683577A3 (en) * | 1994-05-20 | 1998-09-09 | Siemens Aktiengesellschaft | Forwarding at high bit rate data streams via data outputs of a device with low internal data processing rate |
US5566180A (en) | 1994-12-21 | 1996-10-15 | Hewlett-Packard Company | Method for recognizing events and synchronizing clocks |
US6219628B1 (en) * | 1997-08-18 | 2001-04-17 | National Instruments Corporation | System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations |
JP3189774B2 (en) * | 1998-01-28 | 2001-07-16 | 日本電気株式会社 | Bit synchronization circuit |
FI106285B (en) * | 1998-02-17 | 2000-12-29 | Nokia Networks Oy | Measurement reporting in a telecommunication system |
US6064679A (en) | 1998-05-01 | 2000-05-16 | Emulex Corporation | Hub port without jitter transfer |
US6278710B1 (en) | 1998-09-10 | 2001-08-21 | Agilent Technologies, Inc. | Enhancements to time synchronization in distributed systems |
US6665316B1 (en) | 1998-09-29 | 2003-12-16 | Agilent Technologies, Inc. | Organization of time synchronization in a distributed system |
US6092210A (en) * | 1998-10-14 | 2000-07-18 | Cypress Semiconductor Corp. | Device and method for synchronizing the clocks of interconnected universal serial buses |
US8073985B1 (en) * | 2004-02-12 | 2011-12-06 | Super Talent Electronics, Inc. | Backward compatible extended USB plug and receptacle with dual personality |
US6636912B2 (en) * | 1999-10-07 | 2003-10-21 | Intel Corporation | Method and apparatus for mode selection in a computer system |
US6496895B1 (en) * | 1999-11-01 | 2002-12-17 | Intel Corporation | Method and apparatus for intializing a hub interface |
JP3479248B2 (en) * | 1999-12-17 | 2003-12-15 | 日本電気株式会社 | ATM transmission test equipment |
JP2001177570A (en) * | 1999-12-17 | 2001-06-29 | Mitsubishi Electric Corp | Communication network system, and slave unit, master unit, repeater and synchronization controlling method in communication network system |
US6946920B1 (en) * | 2000-02-23 | 2005-09-20 | Cypress Semiconductor Corp. | Circuit for locking an oscillator to a data stream |
US6407641B1 (en) * | 2000-02-23 | 2002-06-18 | Cypress Semiconductor Corp. | Auto-locking oscillator for data communications |
US6297705B1 (en) * | 2000-02-23 | 2001-10-02 | Cypress Semiconductor Corp. | Circuit for locking an oscillator to a data stream |
JP3536792B2 (en) * | 2000-02-28 | 2004-06-14 | ヤマハ株式会社 | Synchronous control device and synchronous control method |
US7080160B2 (en) * | 2000-04-27 | 2006-07-18 | Qosmetrics, Inc. | Method for creating accurate time-stamped frames sent between computers via a network |
US7058020B2 (en) * | 2000-05-18 | 2006-06-06 | Brix Networks, Inc. | Hardware time stamping and registration of packetized data method and system |
US6680970B1 (en) * | 2000-05-23 | 2004-01-20 | Hewlett-Packard Development Company, L.P. | Statistical methods and systems for data rate detection for multi-speed embedded clock serial receivers |
JP2002007307A (en) * | 2000-06-23 | 2002-01-11 | Fuji Photo Film Co Ltd | Device and method for controlling equipment |
US6343364B1 (en) | 2000-07-13 | 2002-01-29 | Schlumberger Malco Inc. | Method and device for local clock generation using universal serial bus downstream received signals DP and DM |
US6748039B1 (en) | 2000-08-11 | 2004-06-08 | Advanced Micro Devices, Inc. | System and method for synchronizing a skip pattern and initializing a clock forwarding interface in a multiple-clock system |
DE10041772C2 (en) * | 2000-08-25 | 2002-07-11 | Infineon Technologies Ag | Clock generator, especially for USB devices |
US7093151B1 (en) | 2000-09-22 | 2006-08-15 | Cypress Semiconductor Corp. | Circuit and method for providing a precise clock for data communications |
KR100405023B1 (en) | 2000-12-05 | 2003-11-07 | 옵티시스 주식회사 | Optical communication interface module for universal serial bus |
KR100392558B1 (en) * | 2001-05-14 | 2003-08-21 | 주식회사 성진씨앤씨 | Pc-based digital video recorder system with a multiple of usb cameras |
US6975618B1 (en) * | 2001-06-26 | 2005-12-13 | Hewlett-Packard Development Company, L.P. | Receiver and correlator used to determine position of wireless device |
US7542867B2 (en) * | 2001-08-14 | 2009-06-02 | National Instruments Corporation | Measurement system with modular measurement modules that convey interface information |
US6823283B2 (en) * | 2001-08-14 | 2004-11-23 | National Instruments Corporation | Measurement system including a programmable hardware element and measurement modules that convey interface information |
US7165005B2 (en) * | 2001-08-14 | 2007-01-16 | National Instruments Corporation | Measurement module interface protocol database and registration system |
US7478006B2 (en) * | 2001-08-14 | 2009-01-13 | National Instruments Corporation | Controlling modular measurement cartridges that convey interface information with cartridge controllers |
US7080274B2 (en) * | 2001-08-23 | 2006-07-18 | Xerox Corporation | System architecture and method for synchronization of real-time clocks in a document processing system |
US7251199B2 (en) | 2001-12-24 | 2007-07-31 | Agilent Technologies, Inc. | Distributed system time synchronization including a timing signal path |
US6741952B2 (en) | 2002-02-15 | 2004-05-25 | Agilent Technologies, Inc. | Instrument timing using synchronized clocks |
GB2385684A (en) * | 2002-02-22 | 2003-08-27 | Sony Uk Ltd | Frequency synchronisation of clocks |
US7206327B2 (en) * | 2002-05-17 | 2007-04-17 | Broadcom Corporation | Method and circuit for insertion of time stamp into real time data |
EP1535170B1 (en) * | 2002-07-17 | 2008-10-08 | Fiberbyte Pty Ltd | Synchronized multichannel universal serial bus |
US7395366B1 (en) * | 2002-09-27 | 2008-07-01 | Cypress Semiconductor Corp. | System, method, and apparatus for connecting USB peripherals at extended distances from a host computer |
US7269217B2 (en) * | 2002-10-04 | 2007-09-11 | Intersil Americas Inc. | PWM controller with integrated PLL |
DE10262079A1 (en) * | 2002-12-23 | 2004-11-18 | Infineon Technologies Ag | Method and device for extracting a clock frequency on which a data stream is based |
US7120813B2 (en) | 2003-01-28 | 2006-10-10 | Robert Antoine Leydier | Method and apparatus for clock synthesis using universal serial bus downstream received signals |
JP4377603B2 (en) * | 2003-03-26 | 2009-12-02 | Okiセミコンダクタ株式会社 | Bus communication system and communication control method thereof |
JP3909704B2 (en) * | 2003-04-04 | 2007-04-25 | ソニー株式会社 | Editing system |
US7506179B2 (en) * | 2003-04-11 | 2009-03-17 | Zilker Labs, Inc. | Method and apparatus for improved DC power delivery management and configuration |
US7339861B2 (en) * | 2003-04-21 | 2008-03-04 | Matsushita Electric Industrial Co., Ltd. | PLL clock generator, optical disc drive and method for controlling PLL clock generator |
JP4373267B2 (en) * | 2003-07-09 | 2009-11-25 | 株式会社ルネサステクノロジ | Spread spectrum clock generator and integrated circuit device using the same |
US7145438B2 (en) * | 2003-07-24 | 2006-12-05 | Hunt Technologies, Inc. | Endpoint event processing system |
US20050108600A1 (en) * | 2003-11-19 | 2005-05-19 | Infineon Technologies Ag | Process and device for testing a serializer circuit arrangement and process and device for testing a deserializer circuit arrangement |
EP1714412B1 (en) * | 2004-02-05 | 2008-06-11 | Koninklijke Philips Electronics N.V. | Mehtod and apparatus for synchronization over 802.3af |
JP2005239393A (en) * | 2004-02-27 | 2005-09-08 | Kyocera Mita Corp | Image forming device |
US7456699B2 (en) | 2004-03-22 | 2008-11-25 | Mobius Microsystems, Inc. | Frequency controller for a monolithic clock generator and timing/frequency reference |
US7319345B2 (en) * | 2004-05-18 | 2008-01-15 | Rambus Inc. | Wide-range multi-phase clock generator |
US7020727B2 (en) * | 2004-05-27 | 2006-03-28 | Motorola, Inc. | Full-span switched fabric carrier module and method |
US6978332B1 (en) * | 2004-07-02 | 2005-12-20 | Motorola, Inc. | VXS multi-service platform system with external switched fabric link |
US20060165132A1 (en) * | 2004-11-15 | 2006-07-27 | Emin Chou | Computer peripheral interface |
US7710965B2 (en) * | 2004-11-23 | 2010-05-04 | Broadlogic Network Technologies Inc. | Method and system for multi-program clock recovery and timestamp correction |
US7602820B2 (en) * | 2005-02-01 | 2009-10-13 | Time Warner Cable Inc. | Apparatus and methods for multi-stage multiplexing in a network |
US7835773B2 (en) * | 2005-03-23 | 2010-11-16 | Kyocera Corporation | Systems and methods for adjustable audio operation in a mobile communication device |
CN100487983C (en) * | 2005-04-13 | 2009-05-13 | 台均科技(深圳)有限公司 | USB data audio-signal multiplexing transmitting line |
US7480126B2 (en) * | 2005-04-27 | 2009-01-20 | National Instruments Corporation | Protection and voltage monitoring circuit |
US7366939B2 (en) * | 2005-08-03 | 2008-04-29 | Advantest Corporation | Providing precise timing control between multiple standardized test instrumentation chassis |
US7825707B2 (en) * | 2006-01-11 | 2010-11-02 | Panasonic Corporation | Clock generation circuit having a spread spectrum clocking function |
US7830874B2 (en) * | 2006-02-03 | 2010-11-09 | Itron, Inc. | Versatile radio packeting for automatic meter reading systems |
US7610175B2 (en) * | 2006-02-06 | 2009-10-27 | Agilent Technologies, Inc. | Timestamping signal monitor device |
JP2007215039A (en) * | 2006-02-10 | 2007-08-23 | Ricoh Co Ltd | Frequency synthesizer, communication device, and frequency synthesizing method |
WO2007092997A1 (en) | 2006-02-15 | 2007-08-23 | Fiberbyte Pty Ltd | Distributed synchronization and timing system |
JP2007251228A (en) * | 2006-03-13 | 2007-09-27 | Toshiba Corp | Voltage-controlled oscillator, operating current adjusting device, and operation current adjustment method of the voltage-controlled oscillator |
US7242590B1 (en) * | 2006-03-15 | 2007-07-10 | Agilent Technologies, Inc. | Electronic instrument system with multiple-configuration instrument modules |
US20070217169A1 (en) * | 2006-03-15 | 2007-09-20 | Yeap Boon L | Clamshell housing for instrument modules |
US20070217170A1 (en) * | 2006-03-15 | 2007-09-20 | Yeap Boon L | Multiple configuration stackable instrument modules |
US7509445B2 (en) * | 2006-04-12 | 2009-03-24 | National Instruments Corporation | Adapting a plurality of measurement cartridges using cartridge controllers |
US8660152B2 (en) | 2006-09-25 | 2014-02-25 | Futurewei Technologies, Inc. | Multi-frame network clock synchronization |
JP5054993B2 (en) * | 2007-02-09 | 2012-10-24 | 富士通株式会社 | Conversion device, method, program, recording medium, and communication system for synchronous / asynchronous communication network |
TW200841182A (en) * | 2007-04-11 | 2008-10-16 | Asustek Comp Inc | Multimedia extendable module and computer device thereof |
US8688874B2 (en) * | 2007-05-15 | 2014-04-01 | Chronologic Pty. Ltd. | Method and system for reducing triggering latency in universal serial bus data acquisition |
CN101646986B (en) * | 2007-05-15 | 2013-10-23 | 克罗诺洛吉克有限公司 | USB based synchronization and timing system |
JP5008041B2 (en) * | 2007-05-28 | 2012-08-22 | 学校法人日本大学 | Propagation delay time measurement system |
US7778283B2 (en) * | 2007-06-04 | 2010-08-17 | Agilent Technologies, Inc. | Timing bridge device |
US7573342B2 (en) * | 2007-07-20 | 2009-08-11 | Infineon Technologies Ag | VCO pre-compensation |
US8451819B2 (en) * | 2008-03-26 | 2013-05-28 | Qualcomm Incorporated | Methods and apparatus for uplink frame synchronization in a subscriber station |
US8239581B2 (en) * | 2008-05-15 | 2012-08-07 | Seagate Technology Llc | Data storage device compatible with multiple interconnect standards |
US8250266B2 (en) * | 2008-05-15 | 2012-08-21 | Seagate Technology Llc | Data storage device compatible with multiple interconnect standards |
US8341303B2 (en) * | 2008-06-30 | 2012-12-25 | Intel Corporation | Asymmetrical universal serial bus communications |
US8239158B2 (en) * | 2008-08-04 | 2012-08-07 | National Instruments Corporation | Synchronizing a loop performed by a measurement device with a measurement and control loop performed by a processor of a host computer |
US7897956B2 (en) * | 2008-09-12 | 2011-03-01 | Infineon Technologies Ag | Biasing a transistor out of a supply voltage range |
TWI374350B (en) * | 2008-11-11 | 2012-10-11 | Genesys Logic Inc | Serial bus clock frequency calibration system and method |
US9104821B2 (en) * | 2008-12-31 | 2015-08-11 | Intel Corporation | Universal serial bus host to host communications |
TW201027351A (en) * | 2009-01-08 | 2010-07-16 | Innostor Technology Corp | Signal converter of all-in-one USB connector |
US8407508B2 (en) * | 2009-02-18 | 2013-03-26 | Genesys Logic, Inc. | Serial bus clock frequency calibration system and method thereof |
WO2010132945A1 (en) * | 2009-05-20 | 2010-11-25 | Chronologic Pty. Ltd. | Precision synchronisation architecture for superspeed universal serial bus devices |
US8112571B1 (en) * | 2009-07-23 | 2012-02-07 | Cypress Semiconductor Corporation | Signal connection device and method |
US9197023B2 (en) * | 2009-09-14 | 2015-11-24 | Cadence Design Systems, Inc. | Apparatus for enabling simultaneous content streaming and power charging of handheld devices |
US8151018B2 (en) * | 2009-09-25 | 2012-04-03 | Analogix Semiconductor, Inc. | Dual-mode data transfer of uncompressed multimedia contents or data communications |
US8719112B2 (en) * | 2009-11-24 | 2014-05-06 | Microsoft Corporation | Invocation of accessory-specific user experience |
US7865629B1 (en) * | 2009-11-24 | 2011-01-04 | Microsoft Corporation | Configurable connector for system-level communication |
TWI460572B (en) * | 2009-12-04 | 2014-11-11 | Via Tech Inc | Clock generator and usb module |
US8510494B2 (en) * | 2009-12-24 | 2013-08-13 | St-Ericsson Sa | USB 3.0 support in mobile platform with USB 2.0 interface |
US8135883B2 (en) * | 2010-01-19 | 2012-03-13 | Standard Microsystems Corporation | USB hub apparatus supporting multiple high speed devices and a single super speed device |
US8516290B1 (en) * | 2010-02-02 | 2013-08-20 | Smsc Holdings S.A.R.L. | Clocking scheme for bridge system |
US8428045B2 (en) * | 2010-03-16 | 2013-04-23 | Harman International Industries, Incorporated | Media clock recovery |
JP5226722B2 (en) * | 2010-03-26 | 2013-07-03 | 株式会社バッファロー | Storage device |
JP5153822B2 (en) * | 2010-04-28 | 2013-02-27 | 株式会社バッファロー | Peripheral device and method for connecting host device and peripheral device |
TWI417703B (en) * | 2010-07-22 | 2013-12-01 | Genesys Logic Inc | Clock-synchronized method for universal serial bus (usb) |
US8560754B2 (en) * | 2010-09-17 | 2013-10-15 | Lsi Corporation | Fully integrated, low area universal serial bus device transceiver |
US8364870B2 (en) * | 2010-09-30 | 2013-01-29 | Cypress Semiconductor Corporation | USB port connected to multiple USB compliant devices |
CN101968779A (en) * | 2010-09-30 | 2011-02-09 | 威盛电子股份有限公司 | Universal Serial Bus Transmitter and Microframe Synchronization Method |
US8656205B2 (en) * | 2010-10-04 | 2014-02-18 | Jmicron Technology Corp. | Generating reference clocks in USB device by selecting control signal to oscillator form plural calibration units |
JP5917069B2 (en) * | 2010-10-20 | 2016-05-11 | キヤノン株式会社 | COMMUNICATION CONTROL DEVICE AND ITS CONTROL METHOD |
US8452910B1 (en) * | 2010-10-21 | 2013-05-28 | Total Phase, Inc. | Capture of USB packets into separate USB protocol streams based on different USB protocol specifications |
US8572306B2 (en) * | 2010-12-02 | 2013-10-29 | Via Technologies, Inc. | USB transaction translator and USB transaction translation method |
US9009380B2 (en) * | 2010-12-02 | 2015-04-14 | Via Technologies, Inc. | USB transaction translator with SOF timer and USB transaction translation method for periodically sending SOF packet |
US8825925B1 (en) * | 2011-02-14 | 2014-09-02 | Cypress Semiconductor Corporation | Systems and methods for super speed packet transfer |
US8718088B2 (en) * | 2011-05-13 | 2014-05-06 | SiFotonics Technologies Co, Ltd. | Signal converter of consumer electronics connection protocols |
CN102955585A (en) * | 2011-08-24 | 2013-03-06 | 鸿富锦精密工业(深圳)有限公司 | Mouse |
JP5936498B2 (en) * | 2012-01-16 | 2016-06-22 | ルネサスエレクトロニクス株式会社 | USB3.0 device and control method |
US20130191568A1 (en) * | 2012-01-23 | 2013-07-25 | Qualcomm Incorporated | Operating m-phy based communications over universal serial bus (usb) interface, and related cables, connectors, systems and methods |
TWI443494B (en) * | 2012-04-16 | 2014-07-01 | M31 Technology Corp | Clock Generation Method and System Using Pulse Wave Identification |
CN103294636A (en) * | 2012-05-09 | 2013-09-11 | 威盛电子股份有限公司 | Concentrator control chip |
US8930585B2 (en) * | 2012-05-29 | 2015-01-06 | Mediatek Inc. | USB host controller and scheduling methods thereof |
US8959272B2 (en) * | 2012-07-06 | 2015-02-17 | Blackberry Limited | Interposer and intelligent multiplexer to provide a plurality of peripherial buses |
KR20140065074A (en) * | 2012-11-21 | 2014-05-29 | 삼성전자주식회사 | Mobile device and usb hub |
TWI598738B (en) * | 2012-12-24 | 2017-09-11 | 宏碁股份有限公司 | An interface extension device |
CN203102268U (en) * | 2013-01-30 | 2013-07-31 | 青岛汉泰电子有限公司 | Control bus with trigger synchronization function and clock synchronization function |
US8954623B2 (en) * | 2013-04-23 | 2015-02-10 | Mediatek Inc. | Universal Serial Bus devices supporting super speed and non-super speed connections for communication with a host device and methods using the same |
KR20150009239A (en) * | 2013-07-16 | 2015-01-26 | 삼성전자주식회사 | Internal interface of image forming apparatus |
-
2010
- 2010-05-20 WO PCT/AU2010/000606 patent/WO2010132945A1/en active Application Filing
- 2010-05-20 US US13/320,437 patent/US20120066418A1/en not_active Abandoned
- 2010-05-20 WO PCT/AU2010/000607 patent/WO2010132946A1/en active Application Filing
- 2010-05-20 AU AU2010251767A patent/AU2010251767A1/en not_active Abandoned
- 2010-05-20 US US13/320,279 patent/US8745431B2/en not_active Expired - Fee Related
- 2010-05-20 EP EP10777232.9A patent/EP2433195B1/en not_active Not-in-force
- 2010-05-20 EP EP14165614.0A patent/EP2800004A1/en not_active Withdrawn
- 2010-05-20 US US13/320,388 patent/US20120066417A1/en not_active Abandoned
- 2010-05-20 US US13/321,707 patent/US8984321B2/en not_active Expired - Fee Related
- 2010-05-20 AU AU2010251776A patent/AU2010251776A1/en not_active Abandoned
- 2010-05-20 CN CN2010800219729A patent/CN102439532A/en active Pending
- 2010-05-20 EP EP14175684.1A patent/EP2790110A1/en not_active Withdrawn
- 2010-05-20 WO PCT/AU2010/000608 patent/WO2010132947A1/en active Application Filing
- 2010-05-20 WO PCT/AU2010/000604 patent/WO2010132943A1/en active Application Filing
- 2010-05-20 WO PCT/AU2010/000601 patent/WO2010132940A1/en active Application Filing
- 2010-05-20 EP EP14170487.4A patent/EP2800005A1/en not_active Withdrawn
- 2010-05-20 WO PCT/AU2010/000605 patent/WO2010132944A1/en active Application Filing
- 2010-05-20 WO PCT/AU2010/000603 patent/WO2010132942A1/en active Application Filing
- 2010-05-20 JP JP2012511095A patent/JP5636043B2/en not_active Expired - Fee Related
- 2010-05-20 WO PCT/AU2010/000602 patent/WO2010132941A1/en active Application Filing
- 2010-05-20 CA CA2761379A patent/CA2761379A1/en not_active Abandoned
- 2010-05-20 EP EP10777229.5A patent/EP2433193B1/en not_active Not-in-force
- 2010-05-20 AU AU2010251771A patent/AU2010251771A1/en not_active Abandoned
- 2010-05-20 EP EP10777231.1A patent/EP2432754B1/en not_active Not-in-force
- 2010-05-20 AU AU2010251774A patent/AU2010251774A1/en not_active Abandoned
- 2010-05-20 CA CA2761363A patent/CA2761363A1/en not_active Abandoned
- 2010-05-20 JP JP2012511097A patent/JP2012527660A/en active Pending
- 2010-05-20 AU AU2010251773A patent/AU2010251773A1/en not_active Abandoned
- 2010-05-20 CN CN2010800219269A patent/CN102439531A/en active Pending
- 2010-05-20 EP EP10777227.9A patent/EP2433194B1/en not_active Not-in-force
- 2010-05-20 CA CA2761377A patent/CA2761377A1/en not_active Abandoned
- 2010-05-20 US US13/320,401 patent/US8667316B2/en not_active Expired - Fee Related
- 2010-05-20 EP EP10777236.0A patent/EP2433198B1/en not_active Not-in-force
- 2010-05-20 US US13/320,346 patent/US8793524B2/en not_active Expired - Fee Related
- 2010-05-20 EP EP10777233.7A patent/EP2433196B1/en not_active Not-in-force
- 2010-05-20 AU AU2010251769A patent/AU2010251769B2/en not_active Ceased
- 2010-05-20 AU AU2010251772A patent/AU2010251772A1/en not_active Abandoned
- 2010-05-20 WO PCT/AU2010/000599 patent/WO2010132938A1/en active Application Filing
- 2010-05-20 US US13/320,334 patent/US8626980B2/en not_active Expired - Fee Related
- 2010-05-20 CN CN2010800218675A patent/CN102428423A/en active Pending
- 2010-05-20 JP JP2012511096A patent/JP5575229B2/en not_active Expired - Fee Related
- 2010-05-20 EP EP10777234.5A patent/EP2433197B1/en not_active Not-in-force
- 2010-05-20 WO PCT/AU2010/000600 patent/WO2010132939A1/en active Application Filing
-
2014
- 2014-04-17 US US14/255,646 patent/US20140229756A1/en not_active Abandoned
- 2014-06-12 US US14/303,069 patent/US20140298072A1/en not_active Abandoned
- 2014-06-25 JP JP2014130363A patent/JP2014197421A/en active Pending
- 2014-09-15 US US14/486,513 patent/US20150039791A1/en not_active Abandoned
- 2014-12-01 US US14/557,150 patent/US20150089098A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4757460A (en) * | 1985-06-14 | 1988-07-12 | Zenith Electronics Corporation | Communications network with individualized access delays |
US20030033417A1 (en) * | 2000-12-15 | 2003-02-13 | Qiuzhen Zou | Generating and implementing a communication protocol and interface for high data rate signal transfer |
US20030200475A1 (en) * | 2002-04-19 | 2003-10-23 | Eiji Komoto | Universal serial bus circuit and data structure |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8793524B2 (en) | Method and apparatus for synchronising the local time of a plurality of instruments | |
JP5231255B2 (en) | Distributed synchronization and timing system | |
AU2013204702A1 (en) | Compound universal serial bus architecture providing precision synchronisation to an external timebase |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |