US20130063187A1 - Solid-state switch driving circuit for vehicle - Google Patents
Solid-state switch driving circuit for vehicle Download PDFInfo
- Publication number
- US20130063187A1 US20130063187A1 US13/231,054 US201113231054A US2013063187A1 US 20130063187 A1 US20130063187 A1 US 20130063187A1 US 201113231054 A US201113231054 A US 201113231054A US 2013063187 A1 US2013063187 A1 US 2013063187A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- fet
- time constant
- solidstate
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 claims abstract description 20
- 230000005669 field effect Effects 0.000 claims abstract description 4
- 230000002265 prevention Effects 0.000 claims description 9
- 239000003990 capacitor Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000007792 addition Methods 0.000 description 2
- 102100034871 C-C motif chemokine 8 Human genes 0.000 description 1
- 101000946794 Homo sapiens C-C motif chemokine 8 Proteins 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/165—Modifications for eliminating interference voltages or currents in field-effect transistor switches by feedback from the output circuit to the control circuit
- H03K17/166—Soft switching
Definitions
- the present invention relates generally to a solidstate switch driving circuit for a vehicle and, more particularly, to a solidstate switch driving circuit for a vehicle, which selectively allows and interrupts the application of voltage from a vehicle battery to a load (i.e., an electric device).
- a load i.e., an electric device
- a conventional power switch for a vehicle employs a power relay.
- the anode of a battery (B+, 12 V) is connected to the top of the coil of the power relay, and a ground GND is connected to the bottom of the coil. Accordingly, B+ voltage should be applied to the top of the coil in order to drive the power relay.
- the peripheral circuits may not operate stably because of the introduction of high surge voltage generated at this time. Moreover, another problem arises in that a short circuit may occur between the coil of the power relay and the ground because voltage is always applied to the coil.
- an object of the present invention is to provide a solidstate switch driving circuit for a vehicle which uses and controls the solidstate switch for preventing an excessive inrush current or a surge voltage from being generated.
- the present invention provides a solidstate switch driving circuit for a vehicle, including an oscillation circuit configured to generate square waves having a specific width; a constant voltage circuit configured to supply constant voltage to the oscillation circuit; a first Field Effect Transistor (FET) ( 129 ) connected to an output of the oscillation circuit and configured to have a drain connected to a battery via a resistor ( 123 ) and a source grounded and configured to output the square waves in response to output of the oscillation circuit; a second FET ( 113 ) configured to have a gate connected to output of the first FET ( 129 ) and to be selectively turned on and off by the first FET ( 129 ); a third FET ( 115 ) configured to have a gate connected to the drain of the first FET ( 129 ) and a drain connected to a drain of the second FET ( 113 ) and to output an output opposite to an output of the second FET ( 113 ) and to be selectively turned on and off by the first F
- Two diodes ( 137 and 139 ) having different polarities may be disposed in parallel between an input terminal and an output terminal of the oscillation circuit, resistors ( 141 and 143 ) may be connected in series to the respective diodes ( 137 and 139 ), and the input terminal of the oscillation circuit may include an inverter gate ( 131 ) grounded via a condenser ( 145 ).
- the power of the battery may be applied to the N pole of the constant voltage circuit via a resistor ( 125 ), the constant voltage circuit may be connected in parallel to a condenser ( 135 ), and the constant voltage circuit may include a Zener diode ( 133 ) for generating constant DC constant voltage.
- the first time constant circuit may include a first time constant condenser ( 105 ) and a first time constant resistor ( 107 ) which are coupled in series.
- the second time constant circuit may include a second time constant resistor ( 103 ) and a second time constant condenser ( 109 ) which are coupled in series.
- the solidstate power switch ( 117 ) may include a switch (SW 1 ) for forming a discharge circuit between the gate and the source of the solidstate power switch ( 117 ), and, when the switch (SW 1 ) is closed, the discharge circuit may be formed.
- the N pole of the reverse voltage protection diode ( 101 ) may be connected to a P pole of the first time constant circuit, and the N pole of the reverse voltage protection diode ( 101 ) may further include a discharge prevention diode ( 104 ) connected to the one side of the second time constant circuit.
- FIG. 1 is a circuit diagram of a solidstate switch driving circuit for a vehicle according to an embodiment of the present invention.
- FIG. 2 is a circuit diagram of a modification example of the solidstate switch driving circuit of FIG. 1 .
- a solidstate switch driving circuit for a vehicle chiefly includes a driving circuit unit 147 for driving a solidstate power switch (Field Effect Transistor (FET)) Q 1 117 , and an oscillation circuit unit 149 for supplying oscillation signals to the driving circuit unit 147 .
- FET Field Effect Transistor
- a capacitor C 3 135 stabilizes a constant voltage of 5.1 V using the Zener diode ZD 1 133 of the oscillation circuit 130 .
- a resistor R 4 125 protects the Zener diode ZD 1 133 by limiting the current that is applied to the Zener diode ZD 1 133 , to some extent.
- the inverter HC 14 131 of the oscillation circuit 130 to which the power has been applied generates pulse waveforms using a differential circuit, including a capacitor C 4 145 and a resistor R 6 143 , and an integral circuit, including a resistor R 5 141 and a capacitor C 4 145 .
- the generated pulse waveforms are applied to the gate of a first FET Q 4 129 .
- the inverted waveforms of the pulse waveforms applied to the gate of the first FET Q 4 129 are applied to the gates of a second FET Q 2 113 and a third FET Q 3 115 .
- the applied waveforms are inverted square waves, which drive the solidstate power switch (FET) Q 1 117 using charge into and discharge from the capacitor C 1 105 via the resistor R 1 107 of a first time constant circuit 106 .
- the first switch SW 1 111 is used to form the FET Ciss discharge circuit of the solidstate power switch (FET) Q 1 117 .
- the resistor R 2 103 and capacitor C 2 109 of a second time constant circuit 102 form an integral circuit for driving the gate of the solidstate power switch (FET) Q 1 117 .
- the solidstate power switch (FET) Q 1 117 is turned on with some delay time. Accordingly, the power is applied to the load 121 without intervention of an excessive inrush current or a surge voltage occurring in the load LOAD 121 .
- the first switch SW 1 111 is controlled using an external signal (not shown).
- the solidstate power switch (FET) Q 1 117 is turned on, and thus the power is applied to the load LOAD 121 via the drain and source of the solidstate power switch (FET) Q 1 117 .
- the first switch SW 1 111 is in a closed state, a discharge circuit is formed between the gate and source of the solidstate power switch (FET) Q 1 117 , so that charges charged into the FET Ciss discharge circuit of the solidstate power switch (FET) Q 1 117 are discharged.
- the solidstate power switch (FET) Q 1 117 enters into an OFF state.
- FIG. 2 is a circuit diagram of a modification example of the solidstate switch driving circuit of FIG. 1 .
- the solidstate switch driving circuit for a vehicle further includes a discharge prevention diode D 5 104 .
- the N pole of the discharge prevention diode 104 is connected to the N pole of a reverse voltage protection diode 101 , and the P pole of the discharge prevention diode 104 D 5 is connected to the first time constant circuit.
- the N pole of the discharge prevention diode D 5 104 is connected to one side of the second time constant circuit.
- Square waves obtained by the oscillation circuit 130 sequentially drive the second FET Q 2 113 and the third FET Q 3 115 via the first FET Q 4 129 .
- the first time constant condenser 105 , C 1 is successively charged and discharged by the driving. Accordingly, gate voltage higher than power supply voltage for driving the solidstate power switch (FET) Q 1 117 is formed in the integral circuit including the second time constant resistor R 2 103 and the second time constant condenser C 2 109 .
- the discharge prevention diode D 5 104 when the discharge prevention diode D 5 104 is added, the operation of the first time constant condenser C 1 105 being charged due to the conduction of the second FET Q 2 113 is the same in the integral circuit, including the second time constant resistor R 2 103 and the second time constant condenser C 2 109 .
- the third FET Q 3 115 when the third FET Q 3 115 is conducted, the voltage of the integral circuit, including the second time constant resistor R 2 103 and the second time constant condenser C 2 109 , is prevented from being discharged through the first time constant condenser C 1 105 .
- the voltage of the integral circuit including the second time constant resistor R 2 103 and the second time constant condenser C 2 109 , has a more rapid voltage rising speed than that prior to the addition of the discharge prevention diode D 5 104 , and the same operation is performed even when the integer value of the second time constant resistor R 2 103 and the second time constant condenser C 2 109 is small.
- the solidstate switch driving circuit for a vehicle when power is applied in a vehicle, a surge voltage and an inrush current are not generated thanks to the coil of the relay. Accordingly, advantages arise in that damage to a circuit and the malfunction of a circuit do not occur and the size of a product can be reduced compared to a coiltype relay.
Landscapes
- Electronic Switches (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to a solidstate switch driving circuit for a vehicle and, more particularly, to a solidstate switch driving circuit for a vehicle, which selectively allows and interrupts the application of voltage from a vehicle battery to a load (i.e., an electric device).
- 2. Description of the Related Art
- A conventional power switch for a vehicle employs a power relay. The anode of a battery (B+, 12 V) is connected to the top of the coil of the power relay, and a ground GND is connected to the bottom of the coil. Accordingly, B+ voltage should be applied to the top of the coil in order to drive the power relay.
- When the B+ battery power is applied to the coil, current flows through the coil, the relay turns on the switch, and therefore the battery power is applied to a load.
- In this case, problems arise in that the contact of the relay may be damaged by an excessive inrush current when the relay is turned on and peripheral circuits may be damaged because surge voltage is applied to the peripheral circuits when the relay is turned off.
- The peripheral circuits may not operate stably because of the introduction of high surge voltage generated at this time. Moreover, another problem arises in that a short circuit may occur between the coil of the power relay and the ground because voltage is always applied to the coil.
- Accordingly, the present invention has been made keeping in mind the above problems occurring in the prior art, and an object of the present invention is to provide a solidstate switch driving circuit for a vehicle which uses and controls the solidstate switch for preventing an excessive inrush current or a surge voltage from being generated.
- In order to achieve the above object, the present invention provides a solidstate switch driving circuit for a vehicle, including an oscillation circuit configured to generate square waves having a specific width; a constant voltage circuit configured to supply constant voltage to the oscillation circuit; a first Field Effect Transistor (FET) (129) connected to an output of the oscillation circuit and configured to have a drain connected to a battery via a resistor (123) and a source grounded and configured to output the square waves in response to output of the oscillation circuit; a second FET (113) configured to have a gate connected to output of the first FET (129) and to be selectively turned on and off by the first FET (129); a third FET (115) configured to have a gate connected to the drain of the first FET (129) and a drain connected to a drain of the second FET (113) and to output an output opposite to an output of the second FET (113) and to be selectively turned on and off by the first FET (129); a first time constant circuit connected to the drain of the second FET (113) and the drain of the third FET (115), and configured to have one side connected to the battery via a diode; a reverse voltage protection diode (101) configured to have an N pole connected in series to the first time constant circuit and a P pole connected to the battery; a solidstate power switch (117) configured to have a drain connected to the battery and a source connected to a load, and configured to selectively turn on and off power applied to the load; and a second time constant circuit configured to have one side connected to the first time constant circuit and the reverse voltage protection diode (101), another side connected to a gate of the solidstate power switch (117), and yet another side grounded.
- Two diodes (137 and 139) having different polarities may be disposed in parallel between an input terminal and an output terminal of the oscillation circuit, resistors (141 and 143) may be connected in series to the respective diodes (137 and 139), and the input terminal of the oscillation circuit may include an inverter gate (131) grounded via a condenser (145).
- The power of the battery may be applied to the N pole of the constant voltage circuit via a resistor (125), the constant voltage circuit may be connected in parallel to a condenser (135), and the constant voltage circuit may include a Zener diode (133) for generating constant DC constant voltage.
- The first time constant circuit may include a first time constant condenser (105) and a first time constant resistor (107) which are coupled in series.
- The second time constant circuit may include a second time constant resistor (103) and a second time constant condenser (109) which are coupled in series.
- The solidstate power switch (117) may include a switch (SW1) for forming a discharge circuit between the gate and the source of the solidstate power switch (117), and, when the switch (SW1) is closed, the discharge circuit may be formed.
- The N pole of the reverse voltage protection diode (101) may be connected to a P pole of the first time constant circuit, and the N pole of the reverse voltage protection diode (101) may further include a discharge prevention diode (104) connected to the one side of the second time constant circuit.
- The above and other objects, features and advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a circuit diagram of a solidstate switch driving circuit for a vehicle according to an embodiment of the present invention; and -
FIG. 2 is a circuit diagram of a modification example of the solidstate switch driving circuit ofFIG. 1 . - Embodiments of a solidstate switch driving circuit for a vehicle according to the present invention will be described in detail with reference to the accompanying drawings. The following embodiments are intended to illustrate the present invention and not to limit the scope of the present invention.
- Referring to
FIG. 1 , a solidstate switch driving circuit for a vehicle according to an embodiment of the present invention chiefly includes adriving circuit unit 147 for driving a solidstate power switch (Field Effect Transistor (FET))Q1 117, and anoscillation circuit unit 149 for supplying oscillation signals to thedriving circuit unit 147. - When
power 12 V is applied to theoscillation circuit unit 149 so as to drive the solidstate power switch (FET)Q1 117, a power of 12 V applied to aconstant voltage circuit 124 is converted into a constant voltage of 5.1 V and then supplied to anoscillation circuit 130. - A
capacitor C3 135 stabilizes a constant voltage of 5.1 V using the Zenerdiode ZD1 133 of theoscillation circuit 130. Aresistor R4 125 protects the Zenerdiode ZD1 133 by limiting the current that is applied to the Zenerdiode ZD1 133, to some extent. - The
inverter HC14 131 of theoscillation circuit 130 to which the power has been applied generates pulse waveforms using a differential circuit, including acapacitor C4 145 and aresistor R6 143, and an integral circuit, including aresistor R5 141 and acapacitor C4 145. The generated pulse waveforms are applied to the gate of afirst FET Q4 129. - The inverted waveforms of the pulse waveforms applied to the gate of the
first FET Q4 129 are applied to the gates of asecond FET Q2 113 and athird FET Q3 115. The applied waveforms are inverted square waves, which drive the solidstate power switch (FET)Q1 117 using charge into and discharge from thecapacitor C1 105 via theresistor R1 107 of a first timeconstant circuit 106. - Here, the
first switch SW1 111 is used to form the FET Ciss discharge circuit of the solidstate power switch (FET)Q1 117. The resistor R2 103 andcapacitor C2 109 of a second timeconstant circuit 102 form an integral circuit for driving the gate of the solidstate power switch (FET)Q1 117. - When a
first switch SW1 111 is turned off, the charge to and discharge from the drains of thesecond FET Q2 113 and thethird FET Q3 115 attributable to the High and Low signals of the pulse waveforms maintain voltage between the gate and the source of the solidstate power switch (FET)Q1 117 via the integral circuit R2 and C2. When the solidstate power switch (FET)Q1 117 is turned on, the power is applied to aload LOAD 121. When thefirst switch SW1 111 is turned on, the gate of the solidstate power switch (FET)Q1 117 is grounded, and a discharge circuit is formed between the gate and the source via the ground circuit and theload 121. Accordingly, the solidstate power switch (FET)Q1 117 is turned off, and the supply of the power to theload LOAD 121 is interrupted. - When the
first switch 111 SW1 is opened, the solidstate power switch (FET)Q1 117 is turned on with some delay time. Accordingly, the power is applied to theload 121 without intervention of an excessive inrush current or a surge voltage occurring in theload LOAD 121. - Meanwhile, the
first switch SW1 111 is controlled using an external signal (not shown). When thefirst switch SW1 111 is in an open state, the solidstate power switch (FET)Q1 117 is turned on, and thus the power is applied to theload LOAD 121 via the drain and source of the solidstate power switch (FET)Q1 117. When thefirst switch SW1 111 is in a closed state, a discharge circuit is formed between the gate and source of the solidstate power switch (FET)Q1 117, so that charges charged into the FET Ciss discharge circuit of the solidstate power switch (FET)Q1 117 are discharged. After the charges charged into the FET Ciss discharge circuit of the solidstate power switch (FET)Q1 117 are discharged, the solidstate power switch (FET)Q1 117 enters into an OFF state. -
FIG. 2 is a circuit diagram of a modification example of the solidstate switch driving circuit ofFIG. 1 . The solidstate switch driving circuit for a vehicle further includes a dischargeprevention diode D5 104. The N pole of thedischarge prevention diode 104 is connected to the N pole of a reversevoltage protection diode 101, and the P pole of thedischarge prevention diode 104 D5 is connected to the first time constant circuit. The N pole of the dischargeprevention diode D5 104 is connected to one side of the second time constant circuit. - The following description will be given with a focus on the function of the abovedescribed, added
discharge prevention diode 104. - Square waves obtained by the
oscillation circuit 130 sequentially drive thesecond FET Q2 113 and the third FETQ3 115 via the first FETQ4 129. The first timeconstant condenser 105, C1 is successively charged and discharged by the driving. Accordingly, gate voltage higher than power supply voltage for driving the solidstate power switch (FET)Q1 117 is formed in the integral circuit including the second time constant resistor R2 103 and the second timeconstant condenser C2 109. - In this case, when the discharge
prevention diode D5 104 is added, the operation of the first timeconstant condenser C1 105 being charged due to the conduction of thesecond FET Q2 113 is the same in the integral circuit, including the second timeconstant resistor R2 103 and the second timeconstant condenser C2 109. However, when thethird FET Q3 115 is conducted, the voltage of the integral circuit, including the second time constant resistor R2 103 and the second timeconstant condenser C2 109, is prevented from being discharged through the first timeconstant condenser C1 105. Accordingly, the voltage of the integral circuit, including the second time constant resistor R2 103 and the second timeconstant condenser C2 109, has a more rapid voltage rising speed than that prior to the addition of the dischargeprevention diode D5 104, and the same operation is performed even when the integer value of the second time constant resistor R2 103 and the second timeconstant condenser C2 109 is small. - As described above, according to the solidstate switch driving circuit for a vehicle according to the present invention, when power is applied in a vehicle, a surge voltage and an inrush current are not generated thanks to the coil of the relay. Accordingly, advantages arise in that damage to a circuit and the malfunction of a circuit do not occur and the size of a product can be reduced compared to a coiltype relay.
- Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/231,054 US8618846B2 (en) | 2011-09-13 | 2011-09-13 | Solid-state switch driving circuit for vehicle |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/231,054 US8618846B2 (en) | 2011-09-13 | 2011-09-13 | Solid-state switch driving circuit for vehicle |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130063187A1 true US20130063187A1 (en) | 2013-03-14 |
US8618846B2 US8618846B2 (en) | 2013-12-31 |
Family
ID=47829314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/231,054 Active 2032-03-28 US8618846B2 (en) | 2011-09-13 | 2011-09-13 | Solid-state switch driving circuit for vehicle |
Country Status (1)
Country | Link |
---|---|
US (1) | US8618846B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017537544A (en) * | 2014-11-12 | 2017-12-14 | 日本テキサス・インスツルメンツ株式会社 | Output discharge technique for load switch |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104104070A (en) * | 2013-04-07 | 2014-10-15 | 鸿富锦精密电子(天津)有限公司 | Surge current regulating circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8395422B2 (en) * | 2009-10-02 | 2013-03-12 | Hitachi, Ltd. | Drive circuit for switching device |
-
2011
- 2011-09-13 US US13/231,054 patent/US8618846B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8395422B2 (en) * | 2009-10-02 | 2013-03-12 | Hitachi, Ltd. | Drive circuit for switching device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017537544A (en) * | 2014-11-12 | 2017-12-14 | 日本テキサス・インスツルメンツ株式会社 | Output discharge technique for load switch |
Also Published As
Publication number | Publication date |
---|---|
US8618846B2 (en) | 2013-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9142979B2 (en) | Active balancing circuit for balancing battery units | |
US9397658B2 (en) | Gate drive circuit and a method for controlling a power transistor | |
US10355472B2 (en) | Over temperature protection circuit and semiconductor device | |
CN104135237B (en) | Gate driving circuit | |
US8766711B2 (en) | Switching circuit with controlled driver circuit | |
US9595952B2 (en) | Switching circuit and the method thereof | |
US6577173B2 (en) | Inductive load driving circuit | |
US7915945B2 (en) | Inrush current limiting circuit and electronic device using the same | |
US11165417B2 (en) | Efficient high-voltage digital I/O protection | |
US9559583B2 (en) | Power converter with a wave generator that filters a wave signal to generate an output voltage | |
US10666246B2 (en) | Driving circuit and a desaturation circuit of a power circuit | |
US7626429B2 (en) | Driving circuit to drive an output stage | |
US8618846B2 (en) | Solid-state switch driving circuit for vehicle | |
JP2014150654A (en) | Gate Drive circuit | |
JP2010200560A (en) | Gate driver circuit | |
US9160239B2 (en) | Flyback switching power supply circuit and backlight driving device using the same | |
US8138705B2 (en) | Circuit arrangement and method for controlling an electric load | |
US8692524B2 (en) | DC-to-DC conversion apparatus | |
EP3736984A1 (en) | A driving circuit and an under-voltage lockout circuit of a power circuit | |
US10170258B2 (en) | Method for controlling a change of operating state of an electromechanical component and corresponding device | |
US20110068832A1 (en) | Driving circuit for power mosfet | |
JP5750326B2 (en) | Electronic device protection circuit | |
JP2011077698A (en) | Load driving device | |
US8084823B2 (en) | Gate minimization threshold voltage of FET for synchronous rectification | |
KR101079938B1 (en) | A Driving Circuit for Solid State Switch of Automobile |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DAESUNG ELECTRIC CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, WEON HO;REEL/FRAME:026893/0694 Effective date: 20110908 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: LS AUTOMOTIVE CORP., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:DAESUNG ELECTRIC CO., LTD.;REEL/FRAME:046196/0258 Effective date: 20161027 |
|
AS | Assignment |
Owner name: LS AUTOMOTIVE TECHNOLOGIES CO., LTD., KOREA, REPUB Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LS AUTOMOTIVE CORP.;REEL/FRAME:046480/0784 Effective date: 20180228 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |