US20130001809A1 - Ferroelectric Devices including a Layer having Two or More Stable Configurations - Google Patents
Ferroelectric Devices including a Layer having Two or More Stable Configurations Download PDFInfo
- Publication number
- US20130001809A1 US20130001809A1 US13/498,989 US201013498989A US2013001809A1 US 20130001809 A1 US20130001809 A1 US 20130001809A1 US 201013498989 A US201013498989 A US 201013498989A US 2013001809 A1 US2013001809 A1 US 2013001809A1
- Authority
- US
- United States
- Prior art keywords
- ferroelectric
- layer
- substrate
- srtio
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/689—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having ferroelectric layers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/36—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of semiconductors, not otherwise provided for
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/701—IGFETs having ferroelectric gate insulators, e.g. ferroelectric FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/031—Manufacture or treatment of data-storage electrodes
- H10D64/033—Manufacture or treatment of data-storage electrodes comprising ferroelectric layers
Definitions
- This invention relates to ferroelectric devices.
- the resulting charge separation in the object is referred to as electric polarization.
- electric polarization When an electric field is applied to an object, the resulting charge separation in the object is referred to as electric polarization.
- materials exhibit electric polarization only when an electric field is applied to the material some materials exhibit electric polarization without an applied electric field (i.e., a spontaneous polarization).
- pyroelectric materials For some pyroelectric materials, the direction of the spontaneous electric polarization can be switched using an applied electric field.
- ferroelectric materials Such materials are referred to as ferroelectric materials, and the switching of electric polarization in ferroelectric materials is analogous to the switching of magnetic moments in ferromagnetic materials.
- the polarization state of a ferroelectric is a non-volatile parameter that retains its value even if no power is supplied to a device including the ferroelectric.
- interface effects such as pinning of the electric polarization at an interface
- the theoretically predicted ferroelectricity of epitaxial SrTiO 3 on Si (001) appears to be prevented by polarization pinning at the Si/SrTiO 3 interface.
- interface effects promote ferroelectric switching rather than hinder it.
- a layer of material that is not ferroelectric in bulk can exhibit ferroelectric switching when disposed at an interface.
- Such layers can advantageously be inserted into device structures to promote ferroelectric switching.
- a layer of ZrO 2 (which is not ferroelectric in bulk) between a Si substrate with a (001) orientation and an SrTiO 3 layer provides a structure that is ferroelectrically switchable (i.e., both the ZrO 2 and SrTiO 3 layers have two stable polarization states, and switching between these states can be accomplished with an electric field).
- FIG. 1 a shows a simple example of such a structure.
- a ferroelectric layer 104 is disposed on a semiconductor substrate 102 .
- FIG. 1 b shows an example similar to the example of FIG. 1 a , except that an insulator 106 is disposed on the side of layer 104 that is opposite to substrate 102 (i.e., layer 104 is sandwiched between substrate 102 and layer 106 ).
- Layer 104 has at least two stable configurations (schematically shown as 103 b and 105 b on FIG. 1 a ) having different electrical polarizations ( 103 a and 105 a on FIG. 1 a ) and can be switched between these stable configurations with an applied electric field.
- layer 104 is ferroelectric.
- the material(s) used for layer 104 is/are not ferroelectric in bulk.
- layers of materials which are not ferroelectric in bulk can be ferroelectric in sufficiently thin layers, and that such ferroelectric layers can be advantageous for reducing/eliminating undesirable effects, such as interface pinning of electric polarization.
- One class of materials that has been found to be suitable for layer 104 has composition MX 2 , where M can be any of Zr, Hf, Ce, Ca, Pt, Pd, Rh, Ir, Ti, Fe, Ni, Co and V, and X can be any of O, F, S, As and P. Suitable materials also include transition metal oxides, chalcogenides, fluorides, or pnictides with a layered bulk crystal structure. Zirconium oxide (ZrO 2 ), hafnium oxide (HfO 2 ), calcium fluoride (CaF 2 ), cerium oxide (CeO 2 ) and mixtures thereof are some preferred compositions for layer 104 .
- Layer 104 is a thin layer (thickness ⁇ 20 nm) and is preferably a monolayer (i.e., a single layer of lattice unit cells).
- Layer 106 can be either ferroelectric or non-ferroelectric. If layer 106 is ferroelectric, the material of layer 106 can be either ferroelectric or non-ferroelectric in bulk. Preferably, layer 106 is ferroelectric.
- An important advantage of the present approach is that layer 106 can be a layer that would not be ferroelectric if disposed directly on substrate 102 , but is ferroelectric when disposed on layer 104 .
- the SrTiO 3 in a SrTiO 3 /ZrO 2 /Si structure can be ferroelectric, while the SrTiO 3 in a SrTiO 3 /Si structure would not be ferroelectric.
- Suitable materials for layer 106 include, but are not limited to: lead titanate, barium titanate, strontium titanate, and alloys or mixtures of these.
- Layer 106 can be either amorphous or crystalline, and preferably has a thickness sufficient to provide a barrier to the flow of electric current when a voltage is applied between a top electrode 206 (e.g., as shown on FIG. 2 ) and substrate 102 .
- layer 106 is substantially matched in size and symmetry to substrate 102 when this layer is crystalline.
- FIG. 1 c shows a multi-layer stack 110 disposed on substrate 102 .
- the stack of this example includes four layers 112 , 114 , 116 , and 118 . Any of these layers can have the properties of layer 104 as described above (i.e., not ferroelectric in bulk, ferroelectric in a thin layer as disposed in the stack). More generally, one or more layers such as layer 104 above can be included in a multi-layer stack having any number of layers.
- FIG. 2 shows an application of the present approach.
- a transistor having source and drain terminals 202 and 204 is controlled by a gate electrode 206 .
- An insulating stack 110 including a ferroelectric layer is disposed under gate electrode 206 .
- Such a device can provide a non-volatile memory cell, based on the effect of the switchable electric polarization in stack 110 on current flow between source and drain.
- Other applications of such ferroelectric layers include transistors and volatile memory cells.
- FIG. 1 a shows a first embodiment of the invention.
- FIG. 1 b shows a second embodiment of the invention.
- FIG. 1 c is shows a third embodiment of the invention.
- FIG. 2 shows a transistor including a ferroelectric layer according to principles of the invention.
- FIG. 3 shows experimental measurements of displacement in a SrTiO 3 film.
- FIGS. 4 a - b show two stable configurations for a Si/ZrO 2 /SrTiO 3 structure.
- FIG. 5 shows plots of the electrostatic potential in a Si/ZrO 2 /SrTiO 3 structure for the two stable polarization states.
- the predicted interface structure is in excellent agreement with our experimental STEM (scanning transmission electron microscope) data.
- this interface is the only one of the 56 studied that exhibits all four structural characteristics identified in the STEM image: i) the symmetry is (1 ⁇ 1), ii) there are no Si dimers, iii) a full monolayer of Sr atoms resides immediately above the silicon, and iv) the Ti—O column in the oxide is aligned with the top-most layer of silicon atoms.
- it matches well with our synchrotron XRD measurements, and with the structure proposed based on previous high resolution STEM images.
- we use this predicted interface structure as the primary example, ensuring that the theoretical principles presented here can be directly applied to the experimentally studied system.
- the Si/SrTiO 3 heterostructure has one and only one metastable state in each of the 56 interface compositions studied. In every case, this state is characterized by a net positive polarization in the SrTiO 3 film. (We use the convention that positive polarization is directed away from the silicon substrate.) Furthermore, we observe that the polarization in the first oxide layer at the interface, P int , is greater than or comparable to P bulk , the polarization in bulk strained SrTiO 3 . Away from the interface, the polarization decreases, asymptoting to a finite positive value if the polarization charge is screened by a top metal electrode or decaying to zero if it is not. Both the positively poled ground state and the lack of a metastable negatively poled state arise directly from the fundamental chemical interactions that characterize the Si/SrTiO 3 interface.
- P int is a fixed property determined only by the interface.
- the fixed nature of P int is demonstrated most dramatically by replacing the top electrode by a full monolayer of surface oxygen vacancies, a perturbation that induces a large, monodomain negative polarization in other thin film ferroelectric systems.
- such a perturbation results in a small net negative polarization; however, the interface polarization remains unchanged.
- P int is an intrinsic structural property of the interface. This has profound consequences for the potential ferroelectric behavior of the system: By imposing a pinned structural boundary condition on the polarization, the Si/SrTiO 3 interface prevents ferroelectric switching between monodomain polarization states.
- One route towards achieving these conditions is to use cation and/or anion substitutions to create a mechanically bistable interface.
- transition metal chalcogenides, pnictides, fluorides, and even some oxides with the formula MX 2 that crystallize in the CdI 2 , pyrite, fluorite, or related layered structures.
- MX 2 transition metal chalcogenides, pnictides, fluorides, and even some oxides
- the potential energy surface of the monolayer When MX 2 is a layered material, one expects the potential energy surface of the monolayer to be a double well: the cation can reside on either side of the plane of anions but must overcome a significant barrier to go from one side to the other, with the maximum energy corresponding to the fully planar configuration. (Depending on the bulk crystal structure, the potential energy surface may also include a third minimum between these two, corresponding to an X-M-X orientation.)
- Monolayers of the oxides PtO 2 and ZrO 2 which in bulk crystallize in the CdI 2 and fluorite structures, respectively, also exhibit bistable behavior, as does a monolayer of fluorite itself (CaF 2 ).
- FIGS. 4 a - b shows the atomic structure of the two stable Si/ZrO 2 /SrTiO 3 interfaces. Continuous switching between the two minima in this system is possible, with computed barrier heights of 0.42 and 0.95 eV from the negatively and positively poled states, respectively. Similar values are found for the CaF 2 -based heterostructure.
- the presence of the bistable interface layer also couples the ferroelectric polarization to the electronic structure of the silicon substrate. As FIG.
- bistable MX 2 interfaces is a novel type of ferroelectric, which, in contrast to traditional ferroelectrics, is only stable in very thin films.
- the complexity of these Si/MX 2 /SrTiO 3 structures is required to avoid direct bonding between the Si and SrTiO 3 , which our calculations show to never lead to bistable polarization behavior. If these structure are grown epitaxially on Si, the interfaces exhibit the key properties identified above as necessary for a ferroelectric on silicon device. Furthermore, the reversible interface polarization of the Si/MX 2 /SrTiO 3 structures can affect charge carriers in the silicon, directly coupling the ferroelectric polarization to the silicon substrate.
Landscapes
- Semiconductor Memories (AREA)
Abstract
Ferroelectric semiconductor devices are provided by including a ferroelectric layer in the device that is made of a material that is not ferroelectric in bulk. Such layers can be disposed at interfaces to promote ferroelectric switching in a semiconductor device. Switching of conduction in the semiconductor is effected by the polarization of a mechanically bi-stable material. This material is not ferroelectric in bulk but can be considered to be when the thickness is sufficiently reduced down to a few atomic layers. Devices including such ferroelectric layers are suitable for various applications, such as transistors and memory cells (both volatile and non-volatile).
Description
- This invention relates to ferroelectric devices.
- When an electric field is applied to an object, the resulting charge separation in the object is referred to as electric polarization. Although most materials exhibit electric polarization only when an electric field is applied to the material, some materials exhibit electric polarization without an applied electric field (i.e., a spontaneous polarization). Such materials are often referred to as pyroelectric materials. For some pyroelectric materials, the direction of the spontaneous electric polarization can be switched using an applied electric field. Such materials are referred to as ferroelectric materials, and the switching of electric polarization in ferroelectric materials is analogous to the switching of magnetic moments in ferromagnetic materials. In particular, the polarization state of a ferroelectric is a non-volatile parameter that retains its value even if no power is supplied to a device including the ferroelectric.
- Thus, applications of ferroelectrics to electronic device technology have been under investigation for some time. Representative examples of the state of the art include U.S. Pat. No. 6,093,242, U.S. Pat. No. 6,023,082, U.S. Pat. No. 6,080,235, and U.S. Pat. No. 6,602,720. However, it remains difficult to provide long-term stability of ferroelectric switching in connection with microelectronic devices.
- As described in greater detail below, we have found that interface effects, such as pinning of the electric polarization at an interface, can markedly affect whether or not a layer of material disposed on a substrate can actually have its polarization switched by an applied field. For example, the theoretically predicted ferroelectricity of epitaxial SrTiO3 on Si (001) appears to be prevented by polarization pinning at the Si/SrTiO3 interface. More importantly, from a practical perspective, we have also identified situations where interface effects promote ferroelectric switching rather than hinder it.
- In particular, a layer of material that is not ferroelectric in bulk can exhibit ferroelectric switching when disposed at an interface. Such layers can advantageously be inserted into device structures to promote ferroelectric switching. For example, a layer of ZrO2 (which is not ferroelectric in bulk) between a Si substrate with a (001) orientation and an SrTiO3 layer provides a structure that is ferroelectrically switchable (i.e., both the ZrO2 and SrTiO3 layers have two stable polarization states, and switching between these states can be accomplished with an electric field).
-
FIG. 1 a shows a simple example of such a structure. Here, aferroelectric layer 104 is disposed on asemiconductor substrate 102.FIG. 1 b shows an example similar to the example ofFIG. 1 a, except that aninsulator 106 is disposed on the side oflayer 104 that is opposite to substrate 102 (i.e.,layer 104 is sandwiched betweensubstrate 102 and layer 106).Layer 104 has at least two stable configurations (schematically shown as 103 b and 105 b onFIG. 1 a) having different electrical polarizations (103 a and 105 a onFIG. 1 a) and can be switched between these stable configurations with an applied electric field. Thus,layer 104 is ferroelectric. However, the material(s) used forlayer 104 is/are not ferroelectric in bulk. We have unexpectedly found that layers of materials which are not ferroelectric in bulk can be ferroelectric in sufficiently thin layers, and that such ferroelectric layers can be advantageous for reducing/eliminating undesirable effects, such as interface pinning of electric polarization. - One class of materials that has been found to be suitable for
layer 104 has composition MX2, where M can be any of Zr, Hf, Ce, Ca, Pt, Pd, Rh, Ir, Ti, Fe, Ni, Co and V, and X can be any of O, F, S, As and P. Suitable materials also include transition metal oxides, chalcogenides, fluorides, or pnictides with a layered bulk crystal structure. Zirconium oxide (ZrO2), hafnium oxide (HfO2), calcium fluoride (CaF2), cerium oxide (CeO2) and mixtures thereof are some preferred compositions forlayer 104.Layer 104 is a thin layer (thickness <20 nm) and is preferably a monolayer (i.e., a single layer of lattice unit cells). - Practice of the invention does not depend critically on the material of
substrate 102, so any semiconductor can be employed for the substrate, including but not limited to Si and Ge. Practice of the invention also does not depend critically on the composition of layer 106 (if present).Layer 106 can be either ferroelectric or non-ferroelectric. Iflayer 106 is ferroelectric, the material oflayer 106 can be either ferroelectric or non-ferroelectric in bulk. Preferably,layer 106 is ferroelectric. An important advantage of the present approach is thatlayer 106 can be a layer that would not be ferroelectric if disposed directly onsubstrate 102, but is ferroelectric when disposed onlayer 104. For example, the SrTiO3 in a SrTiO3/ZrO2/Si structure can be ferroelectric, while the SrTiO3 in a SrTiO3/Si structure would not be ferroelectric. Suitable materials forlayer 106 include, but are not limited to: lead titanate, barium titanate, strontium titanate, and alloys or mixtures of these.Layer 106 can be either amorphous or crystalline, and preferably has a thickness sufficient to provide a barrier to the flow of electric current when a voltage is applied between a top electrode 206 (e.g., as shown onFIG. 2 ) andsubstrate 102. Preferably,layer 106 is substantially matched in size and symmetry tosubstrate 102 when this layer is crystalline. - Practice of the invention does not depend critically on the geometrical location of the
ferroelectric layer 104 in a stack of multiple layers. For example,FIG. 1 c shows amulti-layer stack 110 disposed onsubstrate 102. The stack of this example includes fourlayers layer 104 as described above (i.e., not ferroelectric in bulk, ferroelectric in a thin layer as disposed in the stack). More generally, one or more layers such aslayer 104 above can be included in a multi-layer stack having any number of layers. -
FIG. 2 shows an application of the present approach. In this example, a transistor having source anddrain terminals gate electrode 206. Aninsulating stack 110 including a ferroelectric layer is disposed undergate electrode 206. Such a device can provide a non-volatile memory cell, based on the effect of the switchable electric polarization instack 110 on current flow between source and drain. Other applications of such ferroelectric layers include transistors and volatile memory cells. -
FIG. 1 a shows a first embodiment of the invention. -
FIG. 1 b shows a second embodiment of the invention. -
FIG. 1 c is shows a third embodiment of the invention. -
FIG. 2 shows a transistor including a ferroelectric layer according to principles of the invention. -
FIG. 3 shows experimental measurements of displacement in a SrTiO3 film. -
FIGS. 4 a-b show two stable configurations for a Si/ZrO2/SrTiO3 structure. -
FIG. 5 shows plots of the electrostatic potential in a Si/ZrO2/SrTiO3 structure for the two stable polarization states. - This section provides theoretical and experimental results relating to the above-described concepts. Two sub-sections follow. In the first sub-section, evidence of pinning in the SrTiO3/Si system is considered. In the second sub-section, ferroelectric layer approaches are described.
- The development of methods to incorporate functional properties such as ferroelectricity and ferromagnetism into existing silicon devices is a quintessential goal of materials research. A promising route towards achieving this goal is the epitaxial growth of perovskite oxides on silicon. By incorporating a Sr-based atomic buffer layer at the oxide-semiconductor interface, high quality SrTiO3 (001) thin films can be grown directly on silicon substrates. As this method has so far been unsuccessful for most other perovskites, the SrTiO3 on silicon system has received a great deal of attention as the most promising candidate for ferroelectric field effect transistors, as well as other applications.
- While bulk SrTiO3 is not ferroelectric, epitaxial SrTiO3 on silicon is predicted, in the limit of thick films, to have an out-of-plane polarization and a room-temperature paraelectric-ferroelectric phase transition due to ferroelectric-strain coupling. However, epitaxial SrTiO3 films fully relax to the unstrained, non-ferroelectric state when thicker than −10 unit cells, limiting the possibility for ferroelectric SrTiO3 on silicon to the regime of very thin SrTiO3 films. At this scale, it is known that depolarizing fields can significantly reduce or eliminate polarization, even for films on a metallic substrate.
- Despite these considerations, experimental studies of ultra-thin SrTiO3 films on silicon have found signatures of ferroelectricity: X-ray adsorption near-edge spectroscopy (XANES) studies show that 2 nm SrTiO3 films on silicon are polar, and recent piezoelectric force microscopy (PFM) results show that 2-4 nm SrTiO3 films on silicon exhibit a stable, reversible PFM contrast in response to an applied tip voltage. These observations suggest that interface and/or surface phenomena—both of which can significantly affect the behavior of ferroelectric thin films—play an important role in the Si/SrTiO3 system. While a number of studies have focused on determining the atomic structure and electronic properties of the Si/SrTiO3 interface, the relationship between the interface and the potential ferroelectric properties in this system has not been examined. Furthermore, the effects of interface structure and chemistry on the properties of complex oxide films on semiconductors in general are unknown.
- We begin by discussing the behavior of the model Si/SrTiO3 system, first via our theoretical work, and then through our experimental results. To understand the effects of the Si/SrTiO3 interface structure, we performed DFT (density functional theory) calculations to determine the minimum energy atomic structures for 56 different interface compositions with varying amounts of Sr, O, Ti, and Si in the interface region. For each interface composition, we searched for metastable states corresponding to positively poled, negatively poled, and paraelectric SrTiO3 films. In addition, we used this data set to determine the thermodynamic phase diagram of the Si/SrTiO3 interface. Under the constraint that neither SiO2 nor TiSi2 forms at the interface, we predicted the structure that should be observed experimentally.
- The predicted interface structure is in excellent agreement with our experimental STEM (scanning transmission electron microscope) data. In fact, this interface is the only one of the 56 studied that exhibits all four structural characteristics identified in the STEM image: i) the symmetry is (1×1), ii) there are no Si dimers, iii) a full monolayer of Sr atoms resides immediately above the silicon, and iv) the Ti—O column in the oxide is aligned with the top-most layer of silicon atoms. Furthermore, it matches well with our synchrotron XRD measurements, and with the structure proposed based on previous high resolution STEM images. In the following, we use this predicted interface structure as the primary example, ensuring that the theoretical principles presented here can be directly applied to the experimentally studied system.
- The most striking result of our DFT calculations is that the Si/SrTiO3 heterostructure has one and only one metastable state in each of the 56 interface compositions studied. In every case, this state is characterized by a net positive polarization in the SrTiO3 film. (We use the convention that positive polarization is directed away from the silicon substrate.) Furthermore, we observe that the polarization in the first oxide layer at the interface, Pint, is greater than or comparable to Pbulk, the polarization in bulk strained SrTiO3. Away from the interface, the polarization decreases, asymptoting to a finite positive value if the polarization charge is screened by a top metal electrode or decaying to zero if it is not. Both the positively poled ground state and the lack of a metastable negatively poled state arise directly from the fundamental chemical interactions that characterize the Si/SrTiO3 interface.
- Another key feature of the Si/SrTiO3 interface is that while the average film polarization depends on many parameters of the structure, such as the presence or absence of a top electrode, Pint is a fixed property determined only by the interface. The fixed nature of Pint is demonstrated most dramatically by replacing the top electrode by a full monolayer of surface oxygen vacancies, a perturbation that induces a large, monodomain negative polarization in other thin film ferroelectric systems. In the Si/SrTiO3 system, such a perturbation results in a small net negative polarization; however, the interface polarization remains unchanged. In other words, Pint is an intrinsic structural property of the interface. This has profound consequences for the potential ferroelectric behavior of the system: By imposing a pinned structural boundary condition on the polarization, the Si/SrTiO3 interface prevents ferroelectric switching between monodomain polarization states.
- The largely general features described above suggest that the interface phenomena observed in the Si/SrTiO3 system are not unique to this interface but will be observed at any non-polar semiconductor/complex oxide interface. Indeed, we find that substituting the SrTiO3 in our calculations with PbTiO3 or BaTiO3 results in a similar interfacial electron rearrangement and a large interface polarization, providing evidence that our results also describe the behavior of other systems. This generality has important consequences for the design of ferroelectric field effect transistors and other devices, as we expect that the fundamental physical properties of these interfaces will hinder ferroelectric switching.
- As a corollary to the lack of ferroelectric switching, we also expect that no paraelectric-ferroelectric phase transition will be observed in these systems. We now show that the experiments are indeed consistent with this theoretical model. We determine the displacement of the Ti from centrosymmetry as a fraction of the unit cell for a 5-unit-cell-thick SrTiO3 film on silicon using temperature-dependent anomalous XRD measurements. Landau-Ginzberg-Devonshire theory predicts a transition temperature of Tc ˜280 K for the limit of thick films with perfect electrodes, and it is well known that both imperfect screening and decreasing film thickness suppress Tc. Therefore, one would expect to see evidence of a phase transition (i.e., a relatively sharp decrease of the Ti displacement to zero) below this temperature if Si/SrTiO3 is ferroelectric at 0 K. However, as
FIG. 3 shows, the experimental data demonstrate a temperature independent polarization, having a 2.5% displacement of the Ti in the SrTiO3 unit cell, directed away from the Si substrate. In addition to confirming the theoretical prediction, both the direction and magnitude of the measured displacement are in good agreement with our DFT results, as indicated by the dashed lines in the figure. While the experimental data inFIG. 3 cannot rule out a phase transition above 380 K, the observation of a constant Ti displacement in the experimentally measured range, combined with our theoretical understanding of the interface properties, strongly suggests that no ferroelectric phase transition occurs in these epitaxial SrTiO3 thin films on silicon. - Thus far we have extracted the key features governing ferroelectric behavior in the epitaxial Si/SrTiO3 system. While these features lead to the inhibition of ferroelectric switching, they also suggest means by which to overcome this inhibition. In particular, a switchable ferroelectric oxide on silicon should have a mechanically bistable interface structure with oppositely directed interface dipoles.
- One route towards achieving these conditions is to use cation and/or anion substitutions to create a mechanically bistable interface. Compounds that form layered materials, composed of alternating planes of cations and anions along one crystallographic direction, turn out to be a useful starting point. For example, there are numerous transition metal chalcogenides, pnictides, fluorides, and even some oxides, with the formula MX2 that crystallize in the CdI2, pyrite, fluorite, or related layered structures. One can imagine removing a single monolayer of MX2 from a bulk crystal. When MX2 is a layered material, one expects the potential energy surface of the monolayer to be a double well: the cation can reside on either side of the plane of anions but must overcome a significant barrier to go from one side to the other, with the maximum energy corresponding to the fully planar configuration. (Depending on the bulk crystal structure, the potential energy surface may also include a third minimum between these two, corresponding to an X-M-X orientation.)
- Performing DFT calculations, we find a number of bistable MX2 interfaces; for example, Si/MX2/SrTiO3 films with M=Ti, Fe, Ni, and V and X=S, As, and P have bistable interface structures and two stable film polarization states. Monolayers of the oxides PtO2 and ZrO2, which in bulk crystallize in the CdI2 and fluorite structures, respectively, also exhibit bistable behavior, as does a monolayer of fluorite itself (CaF2). Perhaps the most promising interface structures are the latter two, as epitaxial thin films of each can be grown successfully on silicon, suggesting that growth of the proposed heterostructures will be experimentally feasible; in fact, thin (5-15 nm) layers of epitaxial CaF2 have been used as a buffer layer in the growth of SrTiO3 films on silicon.
- As an example of this new class of interface structures,
FIGS. 4 a-b shows the atomic structure of the two stable Si/ZrO2/SrTiO3 interfaces. Continuous switching between the two minima in this system is possible, with computed barrier heights of 0.42 and 0.95 eV from the negatively and positively poled states, respectively. Similar values are found for the CaF2-based heterostructure. In addition to stabilizing two polarization states in the oxide film, the presence of the bistable interface layer also couples the ferroelectric polarization to the electronic structure of the silicon substrate. AsFIG. 5 illustrates, the electrostatic potential in the bulk silicon region differs by ˜0.45 eV for the two polarization states in the Si/ZrO2/SrTiO3 system. This large change of silicon potential (close to half the Si band gap) at the interface directly translates into substantial changes of carrier density in the silicon substrate, satisfying a key requirement for designing a ferroelectric field effect device. - The class of bistable MX2 interfaces is a novel type of ferroelectric, which, in contrast to traditional ferroelectrics, is only stable in very thin films. The complexity of these Si/MX2/SrTiO3 structures is required to avoid direct bonding between the Si and SrTiO3, which our calculations show to never lead to bistable polarization behavior. If these structure are grown epitaxially on Si, the interfaces exhibit the key properties identified above as necessary for a ferroelectric on silicon device. Furthermore, the reversible interface polarization of the Si/MX2/SrTiO3 structures can affect charge carriers in the silicon, directly coupling the ferroelectric polarization to the silicon substrate. In addition to the examples mentioned above, we expect that atomic layers composed of other transition metal chalcogenides, pnictides, and fluorides that have layered bulk crystal structures will also exhibit similar properties, providing a large phase space within which to tailor the behavior of the system. Consideration of this class of interface structures thus opens a number of possibilities for engineering the properties of silicon/functional oxide systems.
Claims (15)
1. Apparatus comprising:
a semiconductor substrate;
a ferroelectric layer of a material disposed on or above said substrate;
wherein said ferroelectric layer has at least two stable configurations having different electrical polarizations;
wherein said ferroelectric layer can be switched between said stable configurations by an applied electric field; and
wherein said material does not exhibit bulk ferroelectricity.
2. The apparatus of claim 1 , wherein said substrate comprises silicon or germanium.
3. The apparatus of claim 1 , wherein said material has a composition MX2.
4. The apparatus of claim 3 , wherein said composition MX2 has M selected from the group consisting of Zr, Hf, Ce, Ca, Pt, Pd, Rh, Ir, Ti, Fe, Ni, Co and V, and has X selected from the group consisting of O, F, S, As and P.
5. The apparatus of claim 4 , wherein said ferroelectric layer comprises a material selected from the group consisting of: zirconium oxide, hafnium oxide, calcium fluoride, cerium oxide and mixtures thereof.
6. The apparatus of claim 1 , wherein said ferroelectric layer is disposed on said substrate and further comprising an insulator disposed on a surface of said ferroelectric layer opposite said substrate.
7. The apparatus of claim 6 , wherein said insulator comprises a material selected from the group consisting of lead titanate, barium titanate, strontium titanate, and alloys or mixtures thereof.
8. The apparatus of claim 7 , wherein said insulator comprises strontium titanate.
9. The apparatus of claim 6 , wherein said insulator comprises a material that does not exhibit bulk ferroelectricity, but is ferroelectric when substantially matched in size and symmetry to said substrate.
10. The apparatus of claim 6 , wherein said insulator comprises a material that is not ferroelectric.
11. The apparatus of claim 6 , wherein said insulator is amorphous.
12. The apparatus of claim 1 , further comprising an insulating layer stack disposed on said substrate, wherein said ferroelectric layer is one of the layers of said insulating layer stack.
13. The apparatus of claim 1 , wherein said ferroelectric layer is a monolayer.
14. A semiconductor device including the apparatus of claim 1 .
15. The device of claim 14 , wherein said semiconductor device is selected from the group consisting of: transistors, volatile memory cells, non-volatile memory cells, and combinations thereof.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/498,989 US20130001809A1 (en) | 2009-09-29 | 2010-09-29 | Ferroelectric Devices including a Layer having Two or More Stable Configurations |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US24668809P | 2009-09-29 | 2009-09-29 | |
US13/498,989 US20130001809A1 (en) | 2009-09-29 | 2010-09-29 | Ferroelectric Devices including a Layer having Two or More Stable Configurations |
PCT/US2010/002642 WO2011043794A2 (en) | 2009-09-29 | 2010-09-29 | Ferroelectric devices including a layer having two or more stable configurations |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2010/002642 A-371-Of-International WO2011043794A2 (en) | 2009-09-29 | 2010-09-29 | Ferroelectric devices including a layer having two or more stable configurations |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/745,457 Continuation US9536975B2 (en) | 2009-09-29 | 2015-06-21 | Ferroelectric devices including a layer having two or more stable configurations |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130001809A1 true US20130001809A1 (en) | 2013-01-03 |
Family
ID=43857325
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/498,989 Abandoned US20130001809A1 (en) | 2009-09-29 | 2010-09-29 | Ferroelectric Devices including a Layer having Two or More Stable Configurations |
US14/745,457 Active US9536975B2 (en) | 2009-09-29 | 2015-06-21 | Ferroelectric devices including a layer having two or more stable configurations |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/745,457 Active US9536975B2 (en) | 2009-09-29 | 2015-06-21 | Ferroelectric devices including a layer having two or more stable configurations |
Country Status (2)
Country | Link |
---|---|
US (2) | US20130001809A1 (en) |
WO (1) | WO2011043794A2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015060911A (en) * | 2013-09-18 | 2015-03-30 | 独立行政法人産業技術総合研究所 | Nonvolatile memory element |
WO2018125118A1 (en) * | 2016-12-29 | 2018-07-05 | Intel Corporation | Back-end ferroelectric field-effect transistor devices |
US10334846B2 (en) | 2014-02-07 | 2019-07-02 | Gojo Industries, Inc. | Compositions and methods with efficacy against spores and other organisms |
CN110622313A (en) * | 2017-06-07 | 2019-12-27 | 国际商业机器公司 | Memory structure |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10614868B2 (en) | 2018-04-16 | 2020-04-07 | Samsung Electronics Co., Ltd. | Memory device with strong polarization coupling |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5998819A (en) * | 1996-03-19 | 1999-12-07 | Sharp Kabushiki Kaisha | Thin ferroelectric film element having a multi-layered thin ferroelectric film and method for manufacturing the same |
US6255121B1 (en) * | 1999-02-26 | 2001-07-03 | Symetrix Corporation | Method for fabricating ferroelectric field effect transistor having an interface insulator layer formed by a liquid precursor |
US20020089023A1 (en) * | 2001-01-05 | 2002-07-11 | Motorola, Inc. | Low leakage current metal oxide-nitrides and method of fabricating same |
US6627503B2 (en) * | 2000-02-11 | 2003-09-30 | Sharp Laboratories Of America, Inc. | Method of forming a multilayer dielectric stack |
US6756620B2 (en) * | 2001-06-29 | 2004-06-29 | Intel Corporation | Low-voltage and interface damage-free polymer memory device |
US6756236B2 (en) * | 2000-12-05 | 2004-06-29 | Sony International (Europe) Gmbh | Method of producing a ferroelectric memory and a memory device |
US6906366B2 (en) * | 2001-03-28 | 2005-06-14 | Sharp Laboratories Of America, Inc. | Single transistor ferroelectric transistor structure with high-k insulator |
US20060044863A1 (en) * | 2004-08-26 | 2006-03-02 | Micron Technology, Inc. | One-transistor composite-gate memory |
US20060056225A1 (en) * | 2004-09-16 | 2006-03-16 | Seiko Epson Corporation | Ferroelectric memory device |
US20070045689A1 (en) * | 2005-08-03 | 2007-03-01 | Samsung Electronics Co., Ltd. | Ferroelectric Structures Including Multilayer Lower Electrodes and Multilayer Upper Electrodes, and Methods of Manufacturing Same |
US7187594B2 (en) * | 2003-05-16 | 2007-03-06 | Sharp Kabushiki Kaisha | Semiconductor storage device, semiconductor device, manufacturing method of semiconductor storage device, and mobile electronic device |
US20080048227A1 (en) * | 2006-08-23 | 2008-02-28 | Cheol-Seong Hwang | Dielectric film, method of manufacturing the same, and semiconductor capacitor having the dielectric film |
US20080087890A1 (en) * | 2006-10-16 | 2008-04-17 | Micron Technology, Inc. | Methods to form dielectric structures in semiconductor devices and resulting devices |
US20100123175A1 (en) * | 2008-11-14 | 2010-05-20 | Kabushiki Kaisha Toshiba | Semiconductor device |
US7893471B2 (en) * | 2006-02-28 | 2011-02-22 | Sony Corporation | Semiconductor apparatus with a crystalline dielectric film and method of manufacturing said semiconductor apparatus |
US7968273B2 (en) * | 2004-06-08 | 2011-06-28 | Nanosys, Inc. | Methods and devices for forming nanostructure monolayers and devices including such monolayers |
US8198625B2 (en) * | 2009-03-26 | 2012-06-12 | Electronics And Telecommunications Research Institute | Transparent nonvolatile memory thin film transistor and method of manufacturing the same |
US8304823B2 (en) * | 2008-04-21 | 2012-11-06 | Namlab Ggmbh | Integrated circuit including a ferroelectric memory cell and method of manufacturing the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6498362B1 (en) * | 1999-08-26 | 2002-12-24 | Micron Technology, Inc. | Weak ferroelectric transistor |
DE19947117B4 (en) * | 1999-09-30 | 2007-03-08 | Infineon Technologies Ag | Ferroelectric transistor and its use in a memory cell arrangement |
KR100396879B1 (en) * | 2000-08-11 | 2003-09-02 | 삼성전자주식회사 | Semiconductor memory device having capacitor encapsulated by multi-layer which includes double layeres being made of same material and method of manufacturing thereof |
US6503763B2 (en) * | 2001-03-27 | 2003-01-07 | Sharp Laboratories Of America, Inc. | Method of making MFMOS capacitors with high dielectric constant materials |
US7449738B2 (en) * | 2004-10-29 | 2008-11-11 | Wisconsin Alumni Research Foundation | Strain-engineered ferroelectric thin films |
US7645617B2 (en) * | 2006-07-27 | 2010-01-12 | Hynix Semiconductor, Inc. | Nonvolatile ferroelectric memory device using silicon substrate, method for manufacturing the same, and refresh method thereof |
-
2010
- 2010-09-29 WO PCT/US2010/002642 patent/WO2011043794A2/en active Application Filing
- 2010-09-29 US US13/498,989 patent/US20130001809A1/en not_active Abandoned
-
2015
- 2015-06-21 US US14/745,457 patent/US9536975B2/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5998819A (en) * | 1996-03-19 | 1999-12-07 | Sharp Kabushiki Kaisha | Thin ferroelectric film element having a multi-layered thin ferroelectric film and method for manufacturing the same |
US6255121B1 (en) * | 1999-02-26 | 2001-07-03 | Symetrix Corporation | Method for fabricating ferroelectric field effect transistor having an interface insulator layer formed by a liquid precursor |
US6627503B2 (en) * | 2000-02-11 | 2003-09-30 | Sharp Laboratories Of America, Inc. | Method of forming a multilayer dielectric stack |
US6756236B2 (en) * | 2000-12-05 | 2004-06-29 | Sony International (Europe) Gmbh | Method of producing a ferroelectric memory and a memory device |
US20020089023A1 (en) * | 2001-01-05 | 2002-07-11 | Motorola, Inc. | Low leakage current metal oxide-nitrides and method of fabricating same |
US6906366B2 (en) * | 2001-03-28 | 2005-06-14 | Sharp Laboratories Of America, Inc. | Single transistor ferroelectric transistor structure with high-k insulator |
US6756620B2 (en) * | 2001-06-29 | 2004-06-29 | Intel Corporation | Low-voltage and interface damage-free polymer memory device |
US7187594B2 (en) * | 2003-05-16 | 2007-03-06 | Sharp Kabushiki Kaisha | Semiconductor storage device, semiconductor device, manufacturing method of semiconductor storage device, and mobile electronic device |
US7968273B2 (en) * | 2004-06-08 | 2011-06-28 | Nanosys, Inc. | Methods and devices for forming nanostructure monolayers and devices including such monolayers |
US20060044863A1 (en) * | 2004-08-26 | 2006-03-02 | Micron Technology, Inc. | One-transistor composite-gate memory |
US20060056225A1 (en) * | 2004-09-16 | 2006-03-16 | Seiko Epson Corporation | Ferroelectric memory device |
US20070045689A1 (en) * | 2005-08-03 | 2007-03-01 | Samsung Electronics Co., Ltd. | Ferroelectric Structures Including Multilayer Lower Electrodes and Multilayer Upper Electrodes, and Methods of Manufacturing Same |
US7893471B2 (en) * | 2006-02-28 | 2011-02-22 | Sony Corporation | Semiconductor apparatus with a crystalline dielectric film and method of manufacturing said semiconductor apparatus |
US20080048227A1 (en) * | 2006-08-23 | 2008-02-28 | Cheol-Seong Hwang | Dielectric film, method of manufacturing the same, and semiconductor capacitor having the dielectric film |
US20080087890A1 (en) * | 2006-10-16 | 2008-04-17 | Micron Technology, Inc. | Methods to form dielectric structures in semiconductor devices and resulting devices |
US8304823B2 (en) * | 2008-04-21 | 2012-11-06 | Namlab Ggmbh | Integrated circuit including a ferroelectric memory cell and method of manufacturing the same |
US20100123175A1 (en) * | 2008-11-14 | 2010-05-20 | Kabushiki Kaisha Toshiba | Semiconductor device |
US8198625B2 (en) * | 2009-03-26 | 2012-06-12 | Electronics And Telecommunications Research Institute | Transparent nonvolatile memory thin film transistor and method of manufacturing the same |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015060911A (en) * | 2013-09-18 | 2015-03-30 | 独立行政法人産業技術総合研究所 | Nonvolatile memory element |
US10334846B2 (en) | 2014-02-07 | 2019-07-02 | Gojo Industries, Inc. | Compositions and methods with efficacy against spores and other organisms |
WO2018125118A1 (en) * | 2016-12-29 | 2018-07-05 | Intel Corporation | Back-end ferroelectric field-effect transistor devices |
CN110622313A (en) * | 2017-06-07 | 2019-12-27 | 国际商业机器公司 | Memory structure |
Also Published As
Publication number | Publication date |
---|---|
US9536975B2 (en) | 2017-01-03 |
WO2011043794A3 (en) | 2011-06-16 |
WO2011043794A2 (en) | 2011-04-14 |
US20150311309A1 (en) | 2015-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Zhou et al. | The effects of oxygen vacancies on ferroelectric phase transition of HfO2-based thin film from first-principle | |
Estandia et al. | Engineering ferroelectric Hf0. 5Zr0. 5O2 thin films by epitaxial stress | |
Zhang et al. | Effects of strain and film thickness on the stability of the rhombohedral phase of Hf O 2 | |
Zhang et al. | Giant polarization in super-tetragonal thin films through interphase strain | |
CN111295735B (en) | Ferroelectric device based on hafnium oxide and zirconium oxide with textured iridium bottom electrode | |
Qiao et al. | Ultra-thin ferroelectrics | |
Wu et al. | Giant piezoelectricity and high Curie temperature in nanostructured alkali niobate lead-free piezoceramics through phase coexistence | |
Yurchuk et al. | Impact of layer thickness on the ferroelectric behaviour of silicon doped hafnium oxide thin films | |
Baek et al. | Epitaxial integration of perovskite-based multifunctional oxides on silicon | |
Noguchi et al. | Ferroelectrics with a controlled oxygen-vacancy distribution by design | |
Song et al. | Ferroelectric polarization switching with a remarkably high activation energy in orthorhombic GaFeO3 thin films | |
EP3044808B1 (en) | Methods of forming a ferroelectric memory cell and related semiconductor device structures | |
Eerenstein et al. | Giant sharp and persistent converse magnetoelectric effects in multiferroic epitaxial heterostructures | |
Dubourdieu et al. | Switching of ferroelectric polarization in epitaxial BaTiO 3 films on silicon without a conducting bottom electrode | |
Ramesh et al. | Multiferroics: progress and prospects in thin films | |
US9536975B2 (en) | Ferroelectric devices including a layer having two or more stable configurations | |
Pryds et al. | When two become one: An insight into 2D conductive oxide interfaces | |
US20060288928A1 (en) | Perovskite-based thin film structures on miscut semiconductor substrates | |
Wang et al. | Stabilization of highly polar BiFeO 3-like structure: A new interface design route for enhanced ferroelectricity in artificial perovskite superlattices | |
Baek et al. | Reliable polarization switching of BiFeO3 | |
Song et al. | Stabilization of the ferroelectric phase in epitaxial Hf1–x Zr x O2 enabling coexistence of ferroelectric and enhanced piezoelectric properties | |
Li et al. | Atomically thin α-In2Se3: an emergent two-dimensional room temperature ferroelectric semiconductor | |
Yuan et al. | A review of ultra-thin ferroelectric films | |
Silva et al. | Progress and perspective on different strategies to achieve wake-up-free ferroelectric hafnia and zirconia-based thin films | |
Nguyen et al. | Thin films of relaxor ferroelectric/antiferroelectric heterolayered structure for energy storage |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: YALE UNIVERSITY, CONNECTICUT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOLPAK, ALEXIE M.;WALKER, FRED J.;REINER, JAMES W.;AND OTHERS;REEL/FRAME:029093/0899 Effective date: 20120404 |
|
AS | Assignment |
Owner name: NATIONAL SCIENCE FOUNDATION, VIRGINIA Free format text: CONFIRMATORY LICENSE;ASSIGNOR:YALE UNIVERSITY;REEL/FRAME:030938/0682 Effective date: 20130521 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |