+

US20120270382A1 - Method of fabricating an epitaxial layer - Google Patents

Method of fabricating an epitaxial layer Download PDF

Info

Publication number
US20120270382A1
US20120270382A1 US13/091,153 US201113091153A US2012270382A1 US 20120270382 A1 US20120270382 A1 US 20120270382A1 US 201113091153 A US201113091153 A US 201113091153A US 2012270382 A1 US2012270382 A1 US 2012270382A1
Authority
US
United States
Prior art keywords
epitaxial layer
fabricating
substrate
epitaxial
layer according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/091,153
Other versions
US8445363B2 (en
Inventor
Tsuo-Wen Lu
I-Ming Lai
Tsung-Yu Hou
Chien-Liang Lin
Wen-Yi Teng
Shao-Wei Wang
Yu-Ren Wang
Chin-Cheng Chien
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US13/091,153 priority Critical patent/US8445363B2/en
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHIEN, CHIN-CHENG, HOU, TSUNG-YU, LAI, I-MING, LIN, CHIEN-LIANG, LU, TSUO-WEN, TENG, WEN-YI, WANG, Shao-wei, WANG, YU-REN
Publication of US20120270382A1 publication Critical patent/US20120270382A1/en
Application granted granted Critical
Publication of US8445363B2 publication Critical patent/US8445363B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/02428—Structure
    • H01L21/0243—Surface structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02529—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639—Preparation of substrate for selective deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02658—Pretreatments
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/608—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having non-planar bodies, e.g. having recessed gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/01—Manufacture or treatment
    • H10D62/021—Forming source or drain recesses by etching e.g. recessing by etching and then refilling
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H10D62/822—Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions

Definitions

  • the present invention relates generally to a method of fabricating an epitaxial layer, and more specifically, to a method of fabricating an epitaxial layer performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. thereby making the interface between the epitaxial layer and the substrate have a square shape.
  • strained silicon technologies have been introduced in the MOS manufacturing process in order to increase the mobility of electrons or holes, thereby attaining higher performance of a semiconductor device.
  • a strain occurs in the silicon layer growing on the SiGe layer. Since SiGe has a larger lattice constant than Si, the band structure of Si is altered, thereby increasing the mobility of the carriers.
  • FIG. 1 schematically depicts a cross-sectional view of a conventional MOS transistor using epitaxial technologies.
  • the steps of fabricating the MOS transistor 100 include forming a gate structure 120 on the substrate 110 , wherein the gate structure 120 includes a gate dielectric layer 122 , a gate electrode 124 and a cap layer 126 .
  • a spacer 130 is formed on the sides of the gate structure 120 , wherein the spacer 130 is a single layer structure or multi-layer structure composed of silicon nitride or silicon oxide, but is not limited thereto.
  • Automatically aligning and etching a recess 140 is performed by using the spacer 130 and the gate structure 120 as hard masks. A 800° C.
  • pre-baking process accompanied with hydrogen imported is preformed to clean the surface of the recess 140 .
  • a process such as a Si seed layer deposition process, a Si epitaxial growth process, a Si cap layer process, etc. is performed to form an epitaxial layer 150 in the recess 140 .
  • a trench isolation structure 10 is formed surrounding the MOS transistor 100 to electrically isolate each MOS transistors.
  • the purpose of the present invention is to provide a method of fabricating an epitaxial layer to form an epitaxial layer, wherein the interface between the substrate and epitaxial layer has a square shape.
  • a method of fabricating an epitaxial layer includes providing a substrate.
  • the substrate is etched to form at least a recess within the substrate.
  • a surface treatment is performed on the recess to form a Si—OH containing surface.
  • An in-situ epitaxial process is performed to form an epitaxial layer within the recess, wherein the epitaxial process is performed on a hydrogen-free atmosphere and at a temperature lower than 800° C.
  • the present invention provides a method of fabricating an epitaxial layer including performing a surface treatment on a recess to form a Si—OH containing surface.
  • An in-situ epitaxial process is performed to form an epitaxial layer within the recess, wherein the in-situ epitaxial process is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. Therefore, the interface between the epitaxial layer formed by said method and the substrate has a square shape, thereby solving the problem of the interface passivation between the epitaxial layer and the substrate.
  • FIG. 1 schematically depicts a cross-sectional view of a conventional MOS transistor using epitaxial technologies.
  • FIG. 2-4 schematically depicts a method of fabricating an epitaxial layer according to one preferred embodiment of the present invention.
  • FIG. 5-7 schematically depicts a method of fabricating a MOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention.
  • FIG. 8 schematically depicts a cross-sectional view of a CMOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention.
  • FIG. 9 schematically depicts an experimental data of a MOS transistor according to one preferred embodiment of the present invention.
  • FIG. 2-4 schematically depicts a method of fabricating an epitaxial layer according to one preferred embodiment of the present invention.
  • a substrate 210 is provided, wherein the substrate 210 includes a semiconductor substrate such as a silicon substrate, a silicon containing substrate, or a silicon-on-insulator (SOI) substrate.
  • a patterned mask 220 is formed on the substrate 210 (As shown in FIG. 2 ).
  • the mask 220 may be a silicon nitride layer, and more specifically may be a silicon nitride layer formed by a precursor of hexachlorosilane (HCD).
  • HCD hexachlorosilane
  • the mask 220 may be patterned by methods such as etching lithography method, but it is not limited thereto.
  • the mask 220 may be also other materials, and the mask 220 may be formed by a precursor of chlorine containing material or formed by chlorine containing materials, thereby the surface of the substrate 210 being attached with chlorine and a chlorine containing substrate is formed.
  • the substrate 210 is automatically aligned and etched by using the mask 220 to form a recess 230 .
  • the recess 230 may be formed by methods such as dry etching method, etc.
  • a surface treatment P is performed in the recess 230 to form a Si—OH containing surface, and more specifically to form a Si—OH rich containing surface (as shown in FIG. 3 ).
  • the surface treatment P includes a cleaning process for removing chlorine, native oxide, impurities, etc.
  • an in-situ epitaxial process is performed to form an epitaxial layer 240 within the recess 230 (as shown in FIG. 4 ), wherein the epitaxial process may include a silicon epitaxial process, a silicon-germanium epitaxial process or a silicon carbide epitaxial process.
  • the in-situ epitaxial process of the present invention is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C.
  • the interface between the epitaxial layer 240 and the substrate 210 can maintain a square shape even if there is chlorine in the substrate 210 . That is, the in-situ epitaxial process of the invention can avoid the passivation of the interface between the epitaxial layer 240 and the substrate 210 .
  • FIG. 9 schematically depicts an experimental data of a MOS transistor according to one preferred embodiment of the present invention. As shown in FIG. 9 , the MOS transistor formed as the pre-baking process excluded has a lower threshold voltage and a higher Ion (on current) compared to the prior art, therefore having good electrical performance.
  • the said method of fabricating an epitaxial layer can be applied to semiconductor processes having epitaxial structure, such as a PMOS transistor or an NMOS transistor, but it is not limited thereto.
  • FIG. 5-7 schematically depicts a method of fabricating a MOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention.
  • a method for fabricating a MOS transistor 300 As shown in FIG. 5 , substrate 310 is provided, wherein the substrate 310 may be a semiconductor substrate such as a silicon substrate, etc.
  • a gate structure 320 is formed on the substrate 310 .
  • the gate structure 320 may include a gate dielectric layer 322 , a gate electrode 324 and a cap layer 326 , wherein the materials and the fabricating methods of the gate structure 320 are known in the art so that it is not described herein.
  • a spacer 330 is selectively formed on the sides of the gate structure 320 .
  • a lightly doped ion implantation is performed by using the gate structure 320 and the spacer 330 as a hard mask to automatically align and define the lightly doped source/drain region 340 in the substrate 310 beside the gate structure 320 , wherein the spacer 330 may be a single layer or multi-layer structure composed of a silicon nitride layer or a silicon oxide layer.
  • a spacer 350 is formed on the sides of the gate structure 320 .
  • the spacer 350 is a silicon nitride layer, and more especially a silicon nitride layer formed by a precursor of hexachlorosilane (HCD) in this embodiment, but the spacer 350 may be another material and the spacer 350 may be formed by a precursor of chlorine containing material or may be formed by a chlorine containing material in another embodiment, thereby forming a chlorine containing substrate because of chlorine attached on the substrate 310 .
  • HCD hexachlorosilane
  • the substrate 310 is automatically aligned by using the gate structure 320 and the spacer 350 as a hard mask to define and form a recess 360 in the substrate 310 beside the gate structure 320 , wherein the recess 360 may be formed by etching.
  • a surface treatment P is performed to form a Si—OH containing surface on the surface of the recess 360 , wherein the Si—OH containing surface is preferred to be a Si—OH rich containing surface.
  • the surface treatment P may include a cleaning process, to remove impurities such as native oxide and form Si—OH bond in the surface of the substrate 310 at the same time.
  • an in-situ epitaxial process is performed to form an epitaxial layer 370 in the recess 360 , wherein the epitaxial layer 370 may include a silicon-germanium epitaxial layer, a silicon carbide epitaxial layer, etc., dependent on the properties of MOS transistors.
  • the in-situ epitaxial process may include a silicon seed layer deposition process, a silicon-germanium epitaxial process, a silicon cap layer process, etc. It is needed to be noticed that the in-situ epitaxial process is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C.
  • the interface between the epitaxial layer 370 and the substrate 310 can maintain a square shape even if there is chlorine remained in the substrate 310 . That is, the interface between the epitaxial layer 370 and the substrate 310 will not passivate into an arc shape after the epitaxial process is performed, thereby the passivation of the interface between the epitaxial layer 370 and the substrate 310 caused by chlorine containing surface and 800° C. pre-baking process is avoided. Therefore, the increasing spacing between the epitaxial layer 150 leading is avoided so that the bad electrical performance of MOS transistor 300 is avoided as well. Moreover, the necessary step of the epitaxial process in the prior art-800° C. pre-baking process accompanied with hydrogen imported is eliminated in this embodiment, to keep the epitaxial layer 370 being formed in a hydrogen-free atmosphere lower than a temperature of 800° C. but it is not limited thereto.
  • the epitaxial layer 370 may be formed within a doped source/drain region, being simultaneously formed with the conductive dopant in a source/drain region, or being formed after the epitaxial layer 280 is formed to form a source/drain region. Furthermore, after the epitaxial layer 370 is formed, a metal silicide may be formed on the epitaxial layer 370 , or a CESL (contact etch stop layer) may be further formed on the epitaxial layer 370 , which are in the scope of the present invention.
  • FIG. 5-7 illustrates a fabricating method of one MOS transistor, hence the spacer 350 formed by a precursor of hexachlorosilane is a main spacer of the MOS transistor 300 .
  • the hard mask formed by the precursor of hexachlorosilane can be simultaneously applied to be a hard mask for protecting a first conductive MOS transistor from being etched and a spacer of a second conductive MOS transistor to etch a recess for silicon epitaxy.
  • FIG. 8 schematically depicts a cross-sectional view of a CMOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention.
  • a deposition process using hexachlorosilane (HCD) as a precursor and a patterned process are performed to comformally cover a mask layer 422 on a second conductive type MOS transistor 420 , and simultaneously form a spacer 412 by etching the mask layer (not shown) covered on the first conductive type MOS transistor 410 , thereby forming a recess 414 by using the mask layer 422 and the spacer 412 as a hard mask.
  • HCD hexachlorosilane
  • the second conductive type MOS transistor 420 may be an N-type MOS transistor and the first conductive type MOS transistor 410 may be a P-type MOS transistor, thereby the epitaxial layer can be a silicon-germanium (SiGe) layer.
  • the second conductive type MOS transistor 420 may be a P-type MOS transistor and the first conductive type MOS transistor 410 may be an N-type MOS transistor, thereby the epitaxial layer can be a silicon carbide (SiC) layer.
  • the mask layer 422 and the spacer 412 may include a silicon nitride layer formed by a precursor of hexachlorosilane (HCD), but the mask layer 422 and the spacer 412 may also be other materials in another embodiment. Besides, the mask layer 422 and the spacer 412 may be formed by a precursor of chlorine containing gases or may be formed by chlorine containing processes.
  • HCD hexachlorosilane
  • the present invention provides a method of fabricating an epitaxial layer, which can applied to semiconductor processes such as MOS transistor process, etc.
  • the method of fabricating an epitaxial layer includes: a Si—OH containing surface is formed by performing a surface treatment on a recess and than an in-situ epitaxial process is performed to form an epitaxial layer in the recess, wherein the in-situ epitaxial process must be performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. thereby giving the interface between the substrate and epitaxial layer a square shape. Therefore, the problem of the passivation of the interface between the epitaxial layer and the substrate is solved. Furthermore, an embodiment of the present invention eliminates the 800° C. pre-baking process accompanying with oxygen being imported in the prior art to maintain the interface between the epitaxial layer and the substrate as a square shape.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A method of fabricating an epitaxial layer includes providing a substrate. The substrate is etched to form at least a recess within the substrate. A surface treatment is performed on the recess to form a Si—OH containing surface. An in-situ epitaxial process is performed to form an epitaxial layer within the recess, wherein the epitaxial process is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates generally to a method of fabricating an epitaxial layer, and more specifically, to a method of fabricating an epitaxial layer performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. thereby making the interface between the epitaxial layer and the substrate have a square shape.
  • 2. Description of the Prior Art
  • As known in the art, strained silicon technologies have been introduced in the MOS manufacturing process in order to increase the mobility of electrons or holes, thereby attaining higher performance of a semiconductor device. For example, taking advantage of the lattice constant of a SiGe layer being different from that of Si, a strain occurs in the silicon layer growing on the SiGe layer. Since SiGe has a larger lattice constant than Si, the band structure of Si is altered, thereby increasing the mobility of the carriers.
  • FIG. 1 schematically depicts a cross-sectional view of a conventional MOS transistor using epitaxial technologies. As shown in FIG. 1, the steps of fabricating the MOS transistor 100 include forming a gate structure 120 on the substrate 110, wherein the gate structure 120 includes a gate dielectric layer 122, a gate electrode 124 and a cap layer 126. A spacer 130 is formed on the sides of the gate structure 120, wherein the spacer 130 is a single layer structure or multi-layer structure composed of silicon nitride or silicon oxide, but is not limited thereto. Automatically aligning and etching a recess 140 is performed by using the spacer 130 and the gate structure 120 as hard masks. A 800° C. pre-baking process accompanied with hydrogen imported is preformed to clean the surface of the recess 140. A process such as a Si seed layer deposition process, a Si epitaxial growth process, a Si cap layer process, etc. is performed to form an epitaxial layer 150 in the recess 140. Otherwise, a trench isolation structure 10 is formed surrounding the MOS transistor 100 to electrically isolate each MOS transistors.
  • In modern processes, a precursor of chlorine containing gases such as hexachlorosilane (HCD) is imported as the spacer 130 is formed, thereby allowing chlorine to attach on the surface of the spacer 130 and the recess 140. And then, the interface between the epitaxial layer 150 and the substrate 110 is passivated into an arc shape as the 800° C. pre-baking process accompanied with hydrogen imported is performed. As a result, rounding makes the width of SiGe to gate reduction leading to higher stress on channel by SiGe layer 150. However, it's hard to control the level of rounding shape which causes the instability of electrical performance of MOS transistor 100
    • SUMMARY OF THE INVENTION
  • The purpose of the present invention is to provide a method of fabricating an epitaxial layer to form an epitaxial layer, wherein the interface between the substrate and epitaxial layer has a square shape.
  • According to a preferred embodiment of the present invention, a method of fabricating an epitaxial layer includes providing a substrate. The substrate is etched to form at least a recess within the substrate. A surface treatment is performed on the recess to form a Si—OH containing surface. An in-situ epitaxial process is performed to form an epitaxial layer within the recess, wherein the epitaxial process is performed on a hydrogen-free atmosphere and at a temperature lower than 800° C.
  • According to the above, the present invention provides a method of fabricating an epitaxial layer including performing a surface treatment on a recess to form a Si—OH containing surface. An in-situ epitaxial process is performed to form an epitaxial layer within the recess, wherein the in-situ epitaxial process is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. Therefore, the interface between the epitaxial layer formed by said method and the substrate has a square shape, thereby solving the problem of the interface passivation between the epitaxial layer and the substrate.
  • These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 schematically depicts a cross-sectional view of a conventional MOS transistor using epitaxial technologies.
  • FIG. 2-4 schematically depicts a method of fabricating an epitaxial layer according to one preferred embodiment of the present invention.
  • FIG. 5-7 schematically depicts a method of fabricating a MOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention.
  • FIG. 8 schematically depicts a cross-sectional view of a CMOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention.
  • FIG. 9 schematically depicts an experimental data of a MOS transistor according to one preferred embodiment of the present invention.
    •  DETAILED DESCRIPTION
  • FIG. 2-4 schematically depicts a method of fabricating an epitaxial layer according to one preferred embodiment of the present invention. Refer to FIG. 2-4, a substrate 210 is provided, wherein the substrate 210 includes a semiconductor substrate such as a silicon substrate, a silicon containing substrate, or a silicon-on-insulator (SOI) substrate. A patterned mask 220 is formed on the substrate 210 (As shown in FIG. 2). In this embodiment, the mask 220 may be a silicon nitride layer, and more specifically may be a silicon nitride layer formed by a precursor of hexachlorosilane (HCD). The mask 220 may be patterned by methods such as etching lithography method, but it is not limited thereto. In another embodiment, the mask 220 may be also other materials, and the mask 220 may be formed by a precursor of chlorine containing material or formed by chlorine containing materials, thereby the surface of the substrate 210 being attached with chlorine and a chlorine containing substrate is formed. The substrate 210 is automatically aligned and etched by using the mask 220 to form a recess 230. The recess 230 may be formed by methods such as dry etching method, etc. A surface treatment P is performed in the recess 230 to form a Si—OH containing surface, and more specifically to form a Si—OH rich containing surface (as shown in FIG. 3). In this embodiment, the surface treatment P includes a cleaning process for removing chlorine, native oxide, impurities, etc. in the substrate 210 and forming a Si—OH containing surface. Thereafter, an in-situ epitaxial process is performed to form an epitaxial layer 240 within the recess 230 (as shown in FIG. 4), wherein the epitaxial process may include a silicon epitaxial process, a silicon-germanium epitaxial process or a silicon carbide epitaxial process.
  • It is needed to be noticed, the in-situ epitaxial process of the present invention is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. Thus, the interface between the epitaxial layer 240 and the substrate 210 can maintain a square shape even if there is chlorine in the substrate 210. That is, the in-situ epitaxial process of the invention can avoid the passivation of the interface between the epitaxial layer 240 and the substrate 210.
  • In this embodiment, the pre-baking process of the prior art is eliminated in the in-situ epitaxial process for achieving the aforesaid purpose. A 800° C. pre-baking process accompanied with oxygen imported is a necessary step in modern industrial process for cleaning the recess 230. However, the pre-baking process would urge the interface between the epitaxial layer 240 and the substrate 210 being passivated into an arc shape and give rise to the bad electrical performance. Thereby, the pre-baking process is excluded in this embodiment. Besides, FIG. 9 schematically depicts an experimental data of a MOS transistor according to one preferred embodiment of the present invention. As shown in FIG. 9, the MOS transistor formed as the pre-baking process excluded has a lower threshold voltage and a higher Ion (on current) compared to the prior art, therefore having good electrical performance.
  • The said method of fabricating an epitaxial layer can be applied to semiconductor processes having epitaxial structure, such as a PMOS transistor or an NMOS transistor, but it is not limited thereto.
  • FIG. 5-7 schematically depicts a method of fabricating a MOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention. Refer to FIG. 5-7, a method for fabricating a MOS transistor 300. As shown in FIG. 5, substrate 310 is provided, wherein the substrate 310 may be a semiconductor substrate such as a silicon substrate, etc. A gate structure 320 is formed on the substrate 310. The gate structure 320 may include a gate dielectric layer 322, a gate electrode 324 and a cap layer 326, wherein the materials and the fabricating methods of the gate structure 320 are known in the art so that it is not described herein.
  • A spacer 330 is selectively formed on the sides of the gate structure 320. A lightly doped ion implantation is performed by using the gate structure 320 and the spacer 330 as a hard mask to automatically align and define the lightly doped source/drain region 340 in the substrate 310 beside the gate structure 320, wherein the spacer 330 may be a single layer or multi-layer structure composed of a silicon nitride layer or a silicon oxide layer. A spacer 350 is formed on the sides of the gate structure 320. The spacer 350 is a silicon nitride layer, and more especially a silicon nitride layer formed by a precursor of hexachlorosilane (HCD) in this embodiment, but the spacer 350 may be another material and the spacer 350 may be formed by a precursor of chlorine containing material or may be formed by a chlorine containing material in another embodiment, thereby forming a chlorine containing substrate because of chlorine attached on the substrate 310.
  • As shown in FIG. 6, the substrate 310 is automatically aligned by using the gate structure 320 and the spacer 350 as a hard mask to define and form a recess 360 in the substrate 310 beside the gate structure 320, wherein the recess 360 may be formed by etching. A surface treatment P is performed to form a Si—OH containing surface on the surface of the recess 360, wherein the Si—OH containing surface is preferred to be a Si—OH rich containing surface. In this embodiment, the surface treatment P may include a cleaning process, to remove impurities such as native oxide and form Si—OH bond in the surface of the substrate 310 at the same time.
  • As shown in FIG. 7, an in-situ epitaxial process is performed to form an epitaxial layer 370 in the recess 360, wherein the epitaxial layer 370 may include a silicon-germanium epitaxial layer, a silicon carbide epitaxial layer, etc., dependent on the properties of MOS transistors. The in-situ epitaxial process may include a silicon seed layer deposition process, a silicon-germanium epitaxial process, a silicon cap layer process, etc. It is needed to be noticed that the in-situ epitaxial process is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. so that the interface between the epitaxial layer 370 and the substrate 310 can maintain a square shape even if there is chlorine remained in the substrate 310. That is, the interface between the epitaxial layer 370 and the substrate 310 will not passivate into an arc shape after the epitaxial process is performed, thereby the passivation of the interface between the epitaxial layer 370 and the substrate 310 caused by chlorine containing surface and 800° C. pre-baking process is avoided. Therefore, the increasing spacing between the epitaxial layer 150 leading is avoided so that the bad electrical performance of MOS transistor 300 is avoided as well. Moreover, the necessary step of the epitaxial process in the prior art-800° C. pre-baking process accompanied with hydrogen imported is eliminated in this embodiment, to keep the epitaxial layer 370 being formed in a hydrogen-free atmosphere lower than a temperature of 800° C. but it is not limited thereto.
  • Finally, a spacer 350 is removed, thereby the method for fabricating the MOS transistor 300 is finished. Certainly, the epitaxial layer 370 may be formed within a doped source/drain region, being simultaneously formed with the conductive dopant in a source/drain region, or being formed after the epitaxial layer 280 is formed to form a source/drain region. Furthermore, after the epitaxial layer 370 is formed, a metal silicide may be formed on the epitaxial layer 370, or a CESL (contact etch stop layer) may be further formed on the epitaxial layer 370, which are in the scope of the present invention.
  • According to the above, FIG. 5-7 illustrates a fabricating method of one MOS transistor, hence the spacer 350 formed by a precursor of hexachlorosilane is a main spacer of the MOS transistor 300. However, in the COMS transistor process, the hard mask formed by the precursor of hexachlorosilane can be simultaneously applied to be a hard mask for protecting a first conductive MOS transistor from being etched and a spacer of a second conductive MOS transistor to etch a recess for silicon epitaxy.
  • FIG. 8 schematically depicts a cross-sectional view of a CMOS transistor applying the method of fabricating an epitaxial layer of the present invention according to one preferred embodiment of the present invention. AS shown in FIG. 8, a deposition process using hexachlorosilane (HCD) as a precursor and a patterned process are performed to comformally cover a mask layer 422 on a second conductive type MOS transistor 420, and simultaneously form a spacer 412 by etching the mask layer (not shown) covered on the first conductive type MOS transistor 410, thereby forming a recess 414 by using the mask layer 422 and the spacer 412 as a hard mask. In one case, the second conductive type MOS transistor 420 may be an N-type MOS transistor and the first conductive type MOS transistor 410 may be a P-type MOS transistor, thereby the epitaxial layer can be a silicon-germanium (SiGe) layer. In anther case, the second conductive type MOS transistor 420 may be a P-type MOS transistor and the first conductive type MOS transistor 410 may be an N-type MOS transistor, thereby the epitaxial layer can be a silicon carbide (SiC) layer. Otherwise, the mask layer 422 and the spacer 412 may include a silicon nitride layer formed by a precursor of hexachlorosilane (HCD), but the mask layer 422 and the spacer 412 may also be other materials in another embodiment. Besides, the mask layer 422 and the spacer 412 may be formed by a precursor of chlorine containing gases or may be formed by chlorine containing processes.
  • Above of all, the present invention provides a method of fabricating an epitaxial layer, which can applied to semiconductor processes such as MOS transistor process, etc. The method of fabricating an epitaxial layer includes: a Si—OH containing surface is formed by performing a surface treatment on a recess and than an in-situ epitaxial process is performed to form an epitaxial layer in the recess, wherein the in-situ epitaxial process must be performed in a hydrogen-free atmosphere and at a temperature lower than 800° C. thereby giving the interface between the substrate and epitaxial layer a square shape. Therefore, the problem of the passivation of the interface between the epitaxial layer and the substrate is solved. Furthermore, an embodiment of the present invention eliminates the 800° C. pre-baking process accompanying with oxygen being imported in the prior art to maintain the interface between the epitaxial layer and the substrate as a square shape.
  • Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention.

Claims (17)

1. A method of fabricating an epitaxial layer, comprising:
providing a substrate;
etching the substrate to form at least a recess within the substrate;
performing a surface treatment process on the recess to form a Si—OH containing surface;
performing an in-situ epitaxial process to form an epitaxial layer within the recess, wherein the epitaxial process is performed in a hydrogen-free atmosphere and at a temperature lower than 800° C.
2. The method of fabricating an epitaxial layer according to claim 1, wherein the method of fabricating an epitaxial layer is suited for forming a PMOS transistor or an NMOS transistor.
3. The method of fabricating an epitaxial layer according to claim 1, wherein the epitaxial process comprises a silicon-germanium epitaxial process or a silicon-carbide epitaxial process.
4. The method of fabricating an epitaxial layer according to claim 1, wherein the substrate includes a chlorine containing substrate.
5. The method of fabricating an epitaxial layer according to claim 1, after providing the substrate, further comprising:
forming a patterned mask on the substrate.
6. The method of fabricating an epitaxial layer according to claim 5, wherein the mask is formed by a precursor of hexachlorosilane (HCD).
7. The method of fabricating an epitaxial layer according to claim 5, wherein the mask is formed by a precursor of chlorine containing material.
8. The method of fabricating an epitaxial layer according to claim 5, wherein the mask comprises a silicon nitride layer.
9. The method of fabricating an epitaxial layer according to claim 1, wherein the surface treatment comprises a chlorine removing process.
10. The method of fabricating an epitaxial layer according to claim 1, wherein the surface treatment comprises a cleaning process.
11. The method of fabricating an epitaxial layer according to claim 1, wherein the epitaxial process does not comprise a pre-baking process.
12. The method of fabricating an epitaxial layer according to claim 1, after providing the substrate, further comprising: forming a gate structure.
13. The method of fabricating an epitaxial layer according to claim 12, wherein the gate structure comprises a gate dielectric layer, a gate electrode, a cap layer and a spacer.
14. The method of fabricating an epitaxial layer according to claim 13, wherein the spacer comprises a precursor of hexachlorosilane (HCD).
15. The method of fabricating an epitaxial layer according to claim 13, wherein the spacer comprises a precursor of chlorine containing material.
16. The method of fabricating an epitaxial layer according to claim 13, wherein the spacer comprises a silicon nitride layer.
17. The method of fabricating an epitaxial layer according to claim 1, wherein the interface between the epitaxial layer and the substrate has a square shape.
US13/091,153 2011-04-21 2011-04-21 Method of fabricating an epitaxial layer Active 2031-10-07 US8445363B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/091,153 US8445363B2 (en) 2011-04-21 2011-04-21 Method of fabricating an epitaxial layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/091,153 US8445363B2 (en) 2011-04-21 2011-04-21 Method of fabricating an epitaxial layer

Publications (2)

Publication Number Publication Date
US20120270382A1 true US20120270382A1 (en) 2012-10-25
US8445363B2 US8445363B2 (en) 2013-05-21

Family

ID=47021652

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/091,153 Active 2031-10-07 US8445363B2 (en) 2011-04-21 2011-04-21 Method of fabricating an epitaxial layer

Country Status (1)

Country Link
US (1) US8445363B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140349467A1 (en) * 2013-05-27 2014-11-27 United Microelectronics Corp. Semiconductor process

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070281436A1 (en) * 2006-05-31 2007-12-06 Sadaka Mariam G Trench liner for DSO integration
US20080099785A1 (en) * 2006-09-07 2008-05-01 Amberwave Systems Coporation Defect Reduction Using Aspect Ratio Trapping
US20100258809A1 (en) * 2007-10-18 2010-10-14 Nxp B.V. Method of manufacturing localized semiconductor-on-insulator (soi) structures in a bulk semidonductor wafer

Family Cites Families (131)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4891303A (en) 1988-05-26 1990-01-02 Texas Instruments Incorporated Trilayer microlithographic process using a silicon-based resist as the middle layer
JPH0282575A (en) 1988-09-19 1990-03-23 Toshiba Corp Semiconductor device and its manufacture
KR940004446B1 (en) 1990-11-05 1994-05-25 미쓰비시뎅끼 가부시끼가이샤 Manufacturing Method of Semiconductor Device
JP3211394B2 (en) 1992-08-13 2001-09-25 ソニー株式会社 Method for manufacturing semiconductor device
US5273930A (en) 1992-09-03 1993-12-28 Motorola, Inc. Method of forming a non-selective silicon-germanium epitaxial film
US5777364A (en) 1992-11-30 1998-07-07 International Business Machines Corporation Graded channel field effect transistor
SG43836A1 (en) 1992-12-11 1997-11-14 Intel Corp A mos transistor having a composite gate electrode and method of fabrication
US5385630A (en) 1993-06-29 1995-01-31 Digital Equipment Corporation Process for increasing sacrificial oxide etch rate to reduce field oxide loss
US5372957A (en) 1993-07-22 1994-12-13 Taiwan Semiconductor Manufacturing Company Multiple tilted angle ion implantation MOSFET method
US5710450A (en) 1994-12-23 1998-01-20 Intel Corporation Transistor with ultra shallow tip and method of fabrication
JPH09321304A (en) 1996-03-22 1997-12-12 Seiko Epson Corp Semiconductor device including MOS element and manufacturing method thereof
US6030874A (en) 1997-01-21 2000-02-29 Texas Instruments Incorporated Doped polysilicon to retard boron diffusion into and through thin gate dielectrics
US5783479A (en) 1997-06-23 1998-07-21 National Science Council Structure and method for manufacturing improved FETs having T-shaped gates
KR100246602B1 (en) 1997-07-31 2000-03-15 정선종 A mosfet and method for fabricating the same
JP3389075B2 (en) 1997-10-01 2003-03-24 株式会社東芝 Method for manufacturing semiconductor device
US5960322A (en) 1997-12-19 1999-09-28 Advanced Micro Devices, Inc. Suppression of boron segregation for shallow source and drain junctions in semiconductors
US6100171A (en) 1998-03-03 2000-08-08 Advanced Micro Devices, Inc. Reduction of boron penetration by laser anneal removal of fluorine
US6632718B1 (en) 1998-07-15 2003-10-14 Texas Instruments Incorporated Disposable spacer technology for reduced cost CMOS processing
US6074954A (en) 1998-08-31 2000-06-13 Applied Materials, Inc Process for control of the shape of the etch front in the etching of polysilicon
FR2783254B1 (en) 1998-09-10 2000-11-10 France Telecom METHOD FOR OBTAINING A LAYER OF MONOCRYSTALLINE GERMANIUM ON A MONOCRYSTALLINE SILICON SUBSTRATE, AND PRODUCTS OBTAINED
US6165881A (en) 1998-10-23 2000-12-26 Taiwan Semiconductor Manufacturing Company Method of forming salicide poly gate with thin gate oxide and ultra narrow gate width
US6887762B1 (en) 1998-11-12 2005-05-03 Intel Corporation Method of fabricating a field effect transistor structure with abrupt source/drain junctions
US6191052B1 (en) 1999-01-25 2001-02-20 Taiwan Semiconductor Manufacturing Company Method for fabricating an ultra-shallow junction with low resistance using a screen oxide formed by poly re-oxidation in a nitrogen containing atmosphere
US6228730B1 (en) 1999-04-28 2001-05-08 United Microelectronics Corp. Method of fabricating field effect transistor
US6110787A (en) 1999-09-07 2000-08-29 Chartered Semiconductor Manufacturing Ltd. Method for fabricating a MOS device
KR20010063781A (en) 1999-12-24 2001-07-09 박종섭 Fabricating method for semiconductor device
US6368926B1 (en) 2000-03-13 2002-04-09 Advanced Micro Devices, Inc. Method of forming a semiconductor device with source/drain regions having a deep vertical junction
JP4406995B2 (en) 2000-03-27 2010-02-03 パナソニック株式会社 Semiconductor substrate and method for manufacturing semiconductor substrate
KR100333372B1 (en) 2000-06-21 2002-04-19 박종섭 Method of manufacturing metal gate mosfet device
US6444591B1 (en) 2000-09-30 2002-09-03 Newport Fab, Llc Method for reducing contamination prior to epitaxial growth and related structure
US6365476B1 (en) 2000-10-27 2002-04-02 Ultratech Stepper, Inc. Laser thermal process for fabricating field-effect transistors
US6777275B1 (en) 2000-11-15 2004-08-17 Advanced Micro Devices, Inc. Single anneal for dopant activation and silicide formation
US6613695B2 (en) 2000-11-24 2003-09-02 Asm America, Inc. Surface preparation prior to deposition
US6750119B2 (en) 2001-04-20 2004-06-15 International Business Machines Corporation Epitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on Si by UHV-CVD
KR20020083767A (en) 2001-04-30 2002-11-04 주식회사 하이닉스반도체 Method for cleaning substrate in selective epitaxial growth process
US6780735B2 (en) 2001-04-30 2004-08-24 International Business Machines Corporation Method to increase carbon and boron doping concentrations in Si and SiGe films
TWI307912B (en) 2001-05-30 2009-03-21 Asm Inc Low temperature load and bake
US6624068B2 (en) 2001-08-24 2003-09-23 Texas Instruments Incorporated Polysilicon processing using an anti-reflective dual layer hardmask for 193 nm lithography
WO2003036698A2 (en) 2001-10-26 2003-05-01 Sige Semiconductor Inc. Method of depositing high-quality sige on sige substrates
US6621131B2 (en) 2001-11-01 2003-09-16 Intel Corporation Semiconductor transistor having a stressed channel
US6703271B2 (en) 2001-11-30 2004-03-09 Taiwan Semiconductor Manufacturing Company Complementary metal oxide semiconductor transistor technology using selective epitaxy of a strained silicon germanium layer
US6806151B2 (en) 2001-12-14 2004-10-19 Texas Instruments Incorporated Methods and apparatus for inducing stress in a semiconductor device
JP4173672B2 (en) 2002-03-19 2008-10-29 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof
US6605498B1 (en) 2002-03-29 2003-08-12 Intel Corporation Semiconductor transistor having a backfilled channel material
WO2003105206A1 (en) 2002-06-10 2003-12-18 Amberwave Systems Corporation Growing source and drain elements by selecive epitaxy
KR100461330B1 (en) 2002-07-19 2004-12-14 주식회사 하이닉스반도체 Method for forming Shallow Trench Isolation of semiconductor device
US6664156B1 (en) 2002-07-31 2003-12-16 Chartered Semiconductor Manufacturing, Ltd Method for forming L-shaped spacers with precise width control
US6858506B2 (en) 2002-08-08 2005-02-22 Macronix International Co., Ltd. Method for fabricating locally strained channel
US6809402B1 (en) 2002-08-14 2004-10-26 Advanced Micro Devices, Inc. Reflowable-doped HDP film
US6642122B1 (en) 2002-09-26 2003-11-04 Advanced Micro Devices, Inc. Dual laser anneal for graded halo profile
US20040067631A1 (en) 2002-10-03 2004-04-08 Haowen Bu Reduction of seed layer roughness for use in forming SiGe gate electrode
US6864135B2 (en) 2002-10-31 2005-03-08 Freescale Semiconductor, Inc. Semiconductor fabrication process using transistor spacers of differing widths
JP4306266B2 (en) 2003-02-04 2009-07-29 株式会社Ｓｕｍｃｏ Manufacturing method of semiconductor substrate
KR100621546B1 (en) 2003-05-14 2006-09-13 삼성전자주식회사 Most transistors with elevated source / drain structure and manufacturing method thereof
US6891192B2 (en) 2003-08-04 2005-05-10 International Business Machines Corporation Structure and method of making strained semiconductor CMOS transistors having lattice-mismatched semiconductor regions underlying source and drain regions
US7112495B2 (en) 2003-08-15 2006-09-26 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method of a strained channel transistor and a second semiconductor component in an integrated circuit
US6887751B2 (en) 2003-09-12 2005-05-03 International Business Machines Corporation MOSFET performance improvement using deformation in SOI structure
US6930007B2 (en) 2003-09-15 2005-08-16 Texas Instruments Incorporated Integration of pre-S/D anneal selective nitride/oxide composite cap for improving transistor performance
KR100588786B1 (en) 2003-09-18 2006-06-12 동부일렉트로닉스 주식회사 Semiconductor device manufacturing method
US6991979B2 (en) 2003-09-22 2006-01-31 International Business Machines Corporation Method for avoiding oxide undercut during pre-silicide clean for thin spacer FETs
US7132338B2 (en) 2003-10-10 2006-11-07 Applied Materials, Inc. Methods to fabricate MOSFET devices using selective deposition process
US7303949B2 (en) 2003-10-20 2007-12-04 International Business Machines Corporation High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture
US7060576B2 (en) 2003-10-24 2006-06-13 Intel Corporation Epitaxially deposited source/drain
US6991991B2 (en) 2003-11-12 2006-01-31 United Microelectronics Corp. Method for preventing to form a spacer undercut in SEG pre-clean process
US6946350B2 (en) 2003-12-31 2005-09-20 Intel Corporation Controlled faceting of source/drain regions
FR2864457B1 (en) 2003-12-31 2006-12-08 Commissariat Energie Atomique METHOD OF WET CLEANING A SURFACE, IN PARTICULAR A MATERIAL OF SILICON GERMANIUM TYPE.
KR100607176B1 (en) 2004-03-25 2006-08-01 삼성전자주식회사 Manufacturing Methods of Semiconductor Devices Using Dilute A.P.M Aqueous Solutions
US7037773B2 (en) 2004-03-29 2006-05-02 United Microelectronics Corp. Method of manufacturing metal-oxide-semiconductor transistor
US7361563B2 (en) 2004-06-17 2008-04-22 Samsung Electronics Co., Ltd. Methods of fabricating a semiconductor device using a selective epitaxial growth technique
US7413957B2 (en) 2004-06-24 2008-08-19 Applied Materials, Inc. Methods for forming a transistor
KR100618839B1 (en) 2004-06-28 2006-09-01 삼성전자주식회사 Manufacturing Method of Semiconductor Device
US6972461B1 (en) 2004-06-30 2005-12-06 International Business Machines Corporation Channel MOSFET with strained silicon channel on strained SiGe
US7169675B2 (en) 2004-07-07 2007-01-30 Chartered Semiconductor Manufacturing, Ltd Material architecture for the fabrication of low temperature transistor
US7118952B2 (en) 2004-07-14 2006-10-10 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making transistor with strained source/drain
US7060579B2 (en) 2004-07-29 2006-06-13 Texas Instruments Incorporated Increased drive current by isotropic recess etch
US7135372B2 (en) 2004-09-09 2006-11-14 Taiwan Semiconductor Manufacturing Company, Ltd. Strained silicon device manufacturing method
US7309660B2 (en) 2004-09-16 2007-12-18 International Business Machines Corporation Buffer layer for selective SiGe growth for uniform nucleation
US7135724B2 (en) 2004-09-29 2006-11-14 International Business Machines Corporation Structure and method for making strained channel field effect transistor using sacrificial spacer
US7202124B2 (en) 2004-10-01 2007-04-10 Massachusetts Institute Of Technology Strained gettering layers for semiconductor processes
US7402870B2 (en) 2004-10-12 2008-07-22 International Business Machines Corporation Ultra shallow junction formation by epitaxial interface limited diffusion
US20060115949A1 (en) 2004-12-01 2006-06-01 Freescale Semiconductor, Inc. Semiconductor fabrication process including source/drain recessing and filling
JP4369359B2 (en) 2004-12-28 2009-11-18 富士通マイクロエレクトロニクス株式会社 Semiconductor device
US7335959B2 (en) 2005-01-06 2008-02-26 Intel Corporation Device with stepped source/drain region profile
KR100703967B1 (en) 2005-02-28 2007-04-05 삼성전자주식회사 CMOS transistor and its manufacturing method
US7226820B2 (en) 2005-04-07 2007-06-05 Freescale Semiconductor, Inc. Transistor fabrication using double etch/refill process
US7696537B2 (en) 2005-04-18 2010-04-13 Toshiba America Electronic Components, Inc. Step-embedded SiGe structure for PFET mobility enhancement
JP2006351581A (en) 2005-06-13 2006-12-28 Fujitsu Ltd Manufacturing method of semiconductor device
US7183596B2 (en) 2005-06-22 2007-02-27 Taiwan Semiconductor Manufacturing Company, Ltd. Composite gate structure in an integrated circuit
US7494858B2 (en) 2005-06-30 2009-02-24 Intel Corporation Transistor with improved tip profile and method of manufacture thereof
KR100632465B1 (en) 2005-07-26 2006-10-09 삼성전자주식회사 Semiconductor device and manufacturing method thereof
US7642607B2 (en) 2005-08-10 2010-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. MOS devices with reduced recess on substrate surface
US7384853B2 (en) 2005-08-25 2008-06-10 United Microelectronics Corp. Method of performing salicide processes on MOS transistors
US7491615B2 (en) 2005-09-23 2009-02-17 United Microelectronics Corp. Method of fabricating strained-silicon transistors and strained-silicon CMOS transistors
CN100442476C (en) 2005-09-29 2008-12-10 中芯国际集成电路制造(上海)有限公司 Strain-induced mobility-enhanced nanodevices and processes for CMOS technology
US7410859B1 (en) 2005-11-07 2008-08-12 Advanced Micro Devices, Inc. Stressed MOS device and method for its fabrication
US7618856B2 (en) 2005-12-06 2009-11-17 United Microelectronics Corp. Method for fabricating strained-silicon CMOS transistors
US7303999B1 (en) 2005-12-13 2007-12-04 Lam Research Corporation Multi-step method for etching strain gate recesses
JP2007194336A (en) 2006-01-18 2007-08-02 Sumco Corp Method for manufacturing semiconductor wafer
JP5145672B2 (en) 2006-02-27 2013-02-20 富士通セミコンダクター株式会社 Manufacturing method of semiconductor device
US7494856B2 (en) 2006-03-30 2009-02-24 Freescale Semiconductor, Inc. Semiconductor fabrication process using etch stop layer to optimize formation of source/drain stressor
US7288822B1 (en) 2006-04-07 2007-10-30 United Microelectronics Corp. Semiconductor structure and fabricating method thereof
US7385258B2 (en) 2006-04-25 2008-06-10 International Business Machines Corporation Transistors having v-shape source/drain metal contacts
US8039341B2 (en) 2006-07-06 2011-10-18 Freescale Semiconductor, Inc. Selective uniaxial stress modification for use with strained silicon on insulator integrated circuit
US7592231B2 (en) 2006-08-01 2009-09-22 United Microelectronics Corp. MOS transistor and fabrication thereof
US7402496B2 (en) 2006-09-11 2008-07-22 United Microelectronics Corp. Complementary metal-oxide-semiconductor device and fabricating method thereof
KR100764058B1 (en) 2006-09-20 2007-10-09 삼성전자주식회사 Semiconductor device including field effect transistor and method for forming same
US20080076236A1 (en) 2006-09-21 2008-03-27 Jih-Shun Chiang Method for forming silicon-germanium epitaxial layer
US7998821B2 (en) 2006-10-05 2011-08-16 United Microelectronics Corp. Method of manufacturing complementary metal oxide semiconductor transistor
US20080124874A1 (en) 2006-11-03 2008-05-29 Samsung Electronics Co., Ltd. Methods of Forming Field Effect Transistors Having Silicon-Germanium Source and Drain Regions
US20080116525A1 (en) 2006-11-16 2008-05-22 United Microelectronics Corp. Complementary metal-oxide-semiconductor device
US7750338B2 (en) 2006-12-05 2010-07-06 Taiwan Semiconductor Manufacturing Company, Ltd. Dual-SiGe epitaxy for MOS devices
US7858529B2 (en) 2006-12-18 2010-12-28 United Microelectronics Corp. Treatment method of semiconductor, method for manufacturing MOS, and MOS structure
JP2008159803A (en) 2006-12-22 2008-07-10 Toshiba Corp Semiconductor device
US7838370B2 (en) 2006-12-27 2010-11-23 Texas Instruments Incorporated Highly selective liners for semiconductor fabrication
US20080220579A1 (en) 2007-03-07 2008-09-11 Advanced Micro Devices, Inc. Stress enhanced mos transistor and methods for its fabrication
US7592262B2 (en) 2007-03-21 2009-09-22 United Microelectronics Corp. Method for manufacturing MOS transistors utilizing a hybrid hard mask
US20080233722A1 (en) 2007-03-23 2008-09-25 United Microelectronics Corp. Method of forming selective area compound semiconductor epitaxial layer
US7691752B2 (en) 2007-03-30 2010-04-06 Intel Corporation Methods of forming improved EPI fill on narrow isolation bounded source/drain regions and structures formed thereby
US7745847B2 (en) 2007-08-09 2010-06-29 United Microelectronics Corp. Metal oxide semiconductor transistor
US20090045456A1 (en) 2007-08-13 2009-02-19 United Microelectronics Corp. Semiconductor device and method of fabricating the same
US8043919B2 (en) 2007-11-12 2011-10-25 United Microelectronics Corp. Method of fabricating semiconductor device
US20090166625A1 (en) 2007-12-28 2009-07-02 United Microelectronics Corp. Mos device structure
US20090186475A1 (en) 2008-01-21 2009-07-23 Shyh-Fann Ting Method of manufacturing a MOS transistor
US20090184402A1 (en) 2008-01-22 2009-07-23 United Microelectronics Corp. Method of fabricating a shallow trench isolation structure including forming a second liner covering the corner of the trench and first liner.
US7875520B2 (en) 2008-03-27 2011-01-25 United Microelectronics Corp. Method of forming CMOS transistor
US20090278170A1 (en) 2008-05-07 2009-11-12 Yun-Chi Yang Semiconductor device and manufacturing method thereof
US20090302348A1 (en) 2008-06-10 2009-12-10 International Business Machines Corporation Stress enhanced transistor devices and methods of making
US20100001317A1 (en) 2008-07-03 2010-01-07 Yi-Wei Chen Cmos transistor and the method for manufacturing the same
US7736982B2 (en) 2008-10-14 2010-06-15 United Microelectronics Corp. Method for forming a semiconductor device
US8183118B2 (en) 2010-08-26 2012-05-22 United Microelectronics Corp. Method for fabricating MOS transistor
US20120264267A1 (en) 2011-04-12 2012-10-18 Tsuo-Wen Lu Method for fabricating mos transistor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070281436A1 (en) * 2006-05-31 2007-12-06 Sadaka Mariam G Trench liner for DSO integration
US20080099785A1 (en) * 2006-09-07 2008-05-01 Amberwave Systems Coporation Defect Reduction Using Aspect Ratio Trapping
US20100258809A1 (en) * 2007-10-18 2010-10-14 Nxp B.V. Method of manufacturing localized semiconductor-on-insulator (soi) structures in a bulk semidonductor wafer

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140349467A1 (en) * 2013-05-27 2014-11-27 United Microelectronics Corp. Semiconductor process
US9076652B2 (en) * 2013-05-27 2015-07-07 United Microelectronics Corp. Semiconductor process for modifying shape of recess
US9263579B2 (en) 2013-05-27 2016-02-16 United Microelectronics Corp. Semiconductor process for modifying shape of recess

Also Published As

Publication number Publication date
US8445363B2 (en) 2013-05-21

Similar Documents

Publication Publication Date Title
US7745847B2 (en) Metal oxide semiconductor transistor
US9330980B2 (en) Semiconductor process
US8642417B2 (en) Method of manufacturing strained source/drain structures
US7605407B2 (en) Composite stressors with variable element atomic concentrations in MOS devices
US9214395B2 (en) Method of manufacturing semiconductor devices
US8003454B2 (en) CMOS process with optimized PMOS and NMOS transistor devices
US8183640B2 (en) Method of fabricating transistors and a transistor structure for improving short channel effect and drain induced barrier lowering
US9070783B2 (en) Semiconductor device and method of manufacturing the same
US8889501B2 (en) Methods for forming MOS devices with raised source/drain regions
US8963248B2 (en) Semiconductor device having SSOI substrate with relaxed tensile stress
US8106466B2 (en) MOS transistor and method for fabricating the same
US20110070703A1 (en) Disposable Spacer Integration with Stress Memorization Technique and Silicon-Germanium
US20090289280A1 (en) Method for Making Transistors and the Device Thereof
WO2007078892A2 (en) A tensile strained nmos transistor using group iii-n source/drain regions
US20080017931A1 (en) Metal-oxide-semiconductor transistor device, manufacturing method thereof, and method of improving drain current thereof
US10163727B2 (en) MOS devices with thinned gate spacers and methods of thinning the gate spacers
US8928126B2 (en) Epitaxial layer
US9466701B2 (en) Processes for preparing integrated circuits with improved source/drain contact structures and integrated circuits prepared according to such processes
US10249729B1 (en) Method for fabricating metal replacement gate semiconductor device using dummy gate and composite spacer structure
US20120264267A1 (en) Method for fabricating mos transistor
US8445363B2 (en) Method of fabricating an epitaxial layer
US8928047B2 (en) MOSFET with source side only stress
US20130183801A1 (en) Method for manufacturing semiconductor devices
TWI582832B (en) Method of fabricating an epitaxial layer

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LU, TSUO-WEN;LAI, I-MING;HOU, TSUNG-YU;AND OTHERS;REEL/FRAME:026160/0097

Effective date: 20110414

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载