+

US20120218001A1 - Techniques for Phase Detection - Google Patents

Techniques for Phase Detection Download PDF

Info

Publication number
US20120218001A1
US20120218001A1 US13/505,714 US201013505714A US2012218001A1 US 20120218001 A1 US20120218001 A1 US 20120218001A1 US 201013505714 A US201013505714 A US 201013505714A US 2012218001 A1 US2012218001 A1 US 2012218001A1
Authority
US
United States
Prior art keywords
circuit
signal
phase
periodic
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/505,714
Other languages
English (en)
Inventor
Brian Leibowitz
Hae-Chang Lee
Farshid Aryanfar
Kun-Yung Chang
Jie Shen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc filed Critical Rambus Inc
Priority to US13/505,714 priority Critical patent/US20120218001A1/en
Assigned to RAMBUS INC. reassignment RAMBUS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ARYANFAR, FARSHID, LEE, HAE-CHANG, CHANG, KUN-YUNG, LEIBOWITZ, BRIAN, SHEN, JIE
Publication of US20120218001A1 publication Critical patent/US20120218001A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal

Definitions

  • the present invention relates to electronic circuits, and more particularly, to techniques for phase detection.
  • a phase detector circuit generates an output signal that is indicative of the phase difference between two periodic input signals.
  • a zero phase detector ideally generates a zero output when the two periodic input signals are aligned in phase with each other.
  • Zero phase detectors are used in many applications including delay-locked loops (DLLs). As data rates increase in modern data transmission systems, the DLLs in high-speed data transmission systems require faster zero phase detectors. However, conventional zero phase detectors have a modest speed limit before generating a hard failure.
  • DLLs delay-locked loops
  • High-speed zero phase detectors have complex circuit architectures that consume a large amount of power and die area.
  • An XOR based quadrature phase detector can operate at a relatively high speed, but it generates a zero output signal when the periodic input signals are 90 degrees out of phase. Therefore, it would be desirable to provide a similarly high-speed zero phase detector that generates a zero output signal when the periodic input signals are in phase and that does not have many of the problems of conventional zero phase detectors.
  • DLL delay-locked loop
  • the frequency of a high-speed reference clock signal is divided by an input frequency divider circuit to generate a lower speed clock signal.
  • the lower speed clock signal is provided to the input of a low speed phase detector in the DLL.
  • the input frequency divider circuit consumes a significant amount of power and generates a substantial amount of jitter in the output clock signal. Therefore, it would be desirable to provide a high-speed DLL that consumes less power and generates less jitter in the output clock signal.
  • FIG. 1 illustrates an example of a circuit that generates a zero output when the phases of two periodic input signals are aligned.
  • FIG. 2A illustrates an example of a high-speed phase detection circuit that uses two quadrature phase detectors and two delay circuits to generate a zero output in response to the phases of two periodic input signals being aligned.
  • FIG. 2B is a graph of the output voltage response of a quadrature phase detector plotted over the phase difference ( ⁇ ) between two periodic input signals to the quadrature phase detector.
  • FIG. 2C is a graph that shows an example of the output voltage responses of the quadrature phase detectors in FIG. 2A plotted over the phase difference ( ⁇ ) between the periodic input signals to the phase detectors.
  • FIG. 2D is a graph that shows an example of the output voltage response of the phase detection circuit of FIG. 2A plotted over the phase difference ( ⁇ ) between the periodic input signals.
  • FIG. 3 illustrates another example of a phase detection circuit that uses two quadrature phase detectors to generate a zero output in response to the phases of two periodic input signals being aligned.
  • FIG. 4 illustrates an example of a phase detection circuit that uses two zero phase detectors having static phase offsets to generate a zero output in response to the phases of two periodic input signals being aligned.
  • FIG. 5 illustrates an example of a phase detection circuit that functions as a zero phase detector using chopper switches, a quadrature phase detector, and sample and hold circuits.
  • FIG. 6A illustrates an example of a phase detection circuit that generates a continuous time output signal using switches and a quadrature phase detector.
  • FIG. 6B illustrates one example of a current mode logic (CML) XOR circuit implementation of the phase detection circuit shown in FIG. 6A .
  • CML current mode logic
  • FIG. 7 illustrates an example of a phase detection circuit that samples two periodic input signals and then subtracts the sampled values to generate a phase comparison signal.
  • FIG. 8A illustrates an example of a delay-locked loop (DLL) circuit that can include one of the phase detection circuits shown in FIGS. 1 , 2 A, 3 , 4 , 5 , 6 A- 6 B, and 7 .
  • DLL delay-locked loop
  • FIG. 8B illustrates an example of a phase-locked loop (PLL) circuit that can include one of the phase detection circuits shown in FIGS. 1 , 2 A, 3 , 4 , 5 , 6 A- 6 B, and 7 .
  • PLL phase-locked loop
  • FIG. 9 illustrates an example of a delay-locked loop (DLL) circuit that aligns the phase of a feedback clock signal with the phase of a reference clock signal using a quadrature phase detector.
  • DLL delay-locked loop
  • FIG. 10 illustrates a schematic diagram of a differential current mode logic (CML) XOR based phase detector circuit that can be used as a phase detector in the DLL of FIG. 9 .
  • CML differential current mode logic
  • FIG. 11 is a graph that illustrates the output response of the phase detector shown in FIG. 10 .
  • a phase detection circuit can function as a high-speed zero phase detector.
  • the phase detection circuit does not require a large amount of die area or a large amount of power consumption.
  • the phase detection circuit includes two high-speed phase detectors. Each of the high-speed phase detectors generates a non-zero output in response to input signals to the phase detector being aligned in phase.
  • the input signals to the phase detectors are based on two periodic signals.
  • the phase detection circuit subtracts the output signal of one of the phase detectors from the output signal of the other phase detector to generate a phase comparison signal having a zero value when the periodic signals are aligned in phase.
  • a phase detection circuit includes a chopper switch circuit, a delay circuit, and a high-speed phase detector.
  • the chopper switch circuit periodically switches input signals between outputs of the chopper switch circuit.
  • the delay circuit delays a first output signal of the chopper switch circuit to generate a delayed signal.
  • the high-speed phase detector compares a phase of the delayed signal with a phase of a second output signal of the chopper switch circuit to generate an output signal.
  • the output signal of the phase detector has a non-zero value in response to the delayed signal and the second output signal of the chopper switch circuit being aligned in phase.
  • An output signal of the phase detection circuit has a zero value in response to the input signals of the chopper switch circuit being aligned in phase.
  • FIG. 1 illustrates an example of a circuit 100 that generates a zero output when the phases of two periodic input signals are aligned.
  • Circuit 100 has a phase detection block 101 that compares the phases of two periodic input signals A and B to generate a first phase comparison signal VC.
  • Phase detection block 101 also compares the phases of periodic input signals A and B to generate a second phase comparison signal VD.
  • Phase detection block 101 can include, for example, one or two constituent phase detectors that generate signals VC and VD. Each of the constituent phase detectors generates a non-zero output in response to input signals to the phase detector being aligned in phase.
  • a combiner circuit 102 combines phase comparison signals VC and VD to generate a third phase comparison signal OUT that has a zero value when periodic input signals A and B are aligned in phase.
  • FIG. 2A illustrates an example of a high-speed phase detection circuit that uses two quadrature phase detectors and two delay circuits to generate a zero output in response to the phases of two periodic input signals being aligned.
  • Phase detection circuit 200 includes two delay circuits 201 - 202 , two high-speed quadrature phase detectors 203 - 204 , and a subtraction circuit 205 .
  • a and B represent two periodic input signals. Signals A and B can be, for example, clock signals. Signals A and B have the same frequency.
  • Signal A is provided to a first input of quadrature phase detector 203 .
  • Delay circuit 201 delays signal B by about 90° (i.e., about one-quarter of the period of signal B) to generate a delayed periodic signal BD that is provided to a second input of quadrature phase detector 203 .
  • Phase detector 203 generates an output phase comparison voltage signal VC that is indicative of the phase difference between input signals A and BD.
  • Delay circuit 202 delays signal A by about 90° (i.e., about one-quarter of the period of signal A) to generate a delayed periodic signal AD that is provided to a first input of quadrature phase detector 204 .
  • Signal B is provided to a second input of quadrature phase detector 204 .
  • Phase detector 204 generates an output phase comparison voltage signal VD that is indicative of the phase difference between input signals AD and B.
  • quadrature phase detectors 203 - 204 are replaced with phase detectors that generate zero output signals when the phases of their periodic input signals have a phase offset other than 0° or 90°, and delay circuits 201 - 202 have delays that equal or approximately equal the phase offset.
  • FIG. 2B is a graph of the output voltage response of a quadrature phase detector, such as phase detectors 203 and 204 , plotted over the phase difference ( ⁇ ) between two periodic input signals to the quadrature phase detector.
  • the output voltage signal of a quadrature phase detector is zero when the input signals to the quadrature phase detector have a phase difference of +90° or ⁇ 90°.
  • the periodic input signals of a quadrature phase detector are aligned in phase (i.e., have a 0° phase difference)
  • the output voltage signal of the phase detector reaches a peak value.
  • FIG. 2C is a graph that shows an example of the output voltage responses VC and VD of quadrature phase detectors 203 and 204 , respectively, plotted over the phase difference ( ⁇ ) between periodic signals A and B.
  • signal B is delayed by about 90° before being provided to an input of phase detector 203 as delayed signal BD
  • the output voltage VC of phase detector 203 reaches a peak value (i.e., an inflection point) when the phase difference between signals A and B is about 90°.
  • the output voltage VC of phase detector 203 is near zero.
  • the output voltage VC of phase detector 203 may be zero when the phase difference between A and B is slightly positive or slightly negative, as shown in FIG. 2C , depending on the delay of circuit 201 .
  • phase detector 204 Because signal A is delayed by about 90° before being provided to an input of phase detector 204 as delayed signal AD, the output voltage VD of phase detector 204 reaches a peak value (i.e., an inflection point) when the phase difference between signals A and B is about ⁇ 90°. When the phase difference between signals A and B is 0°, the output voltage VD of phase detector 204 is near zero. Output voltage VD may be zero when the phase difference between signals A and B is slightly positive, as shown in FIG. 2C , or slightly negative, depending on the delay of circuit 202 .
  • subtraction circuit 205 subtracts the output voltage VD of phase detector 204 from the output voltage VC of phase detector 203 to generate the output voltage signal OUT of phase detection circuit 200 .
  • VC ⁇ VD OUT.
  • FIG. 2D is a graph that shows an example of the output voltage response OUT of phase detection circuit 200 plotted over the phase difference ( ⁇ ) between periodic input signals A and B.
  • phase detection circuit 200 generates a zero output voltage in OUT in response to a phase difference of 0° between periodic input signals A and B.
  • Phase detection circuit 200 causes output voltage OUT to be greater than zero in response to a phase difference between A and B that is between 0° and 180° (that is, periodic signal A lags periodic signal B by between 0° and) 180°).
  • Phase detection circuit 200 causes output voltage OUT to be less than zero in response to a phase difference between A and B that is between ⁇ 180° and 0°.
  • Phase detection circuit 200 uses two high-speed quadrature phase detectors 203 - 204 to create a circuit that functions as a high-speed zero phase detector, as shown in FIG. 2D .
  • Phase detection circuit 200 functions as a zero phase detector that generates a zero value in OUT when A and B are aligned in phase, even if delay circuits 201 - 202 generate delays in BD and AD that are greater than or less than 90°.
  • phase detection circuit 200 may continue to function as a zero phase detector over a range of variations of the delay of each of circuits 201 - 202 from 45° to 135°.
  • phase detection circuit 200 may have an even wider zero phase detection range for variations of the delays of circuits 201 - 202 that are greater than +/ ⁇ 45°.
  • Delays circuits 201 and 202 have matching delays.
  • Delay circuits 201 and 202 have the same circuit and layout designs, so that process, voltage, and temperature (PVT) variations cause the delays of circuits 201 - 202 to vary by the same amount.
  • Phase detectors 203 and 204 have the same circuit and layout designs. As a result, variations in output voltages VC and VD track each other within a particular range (e.g., ⁇ 45° ⁇ 45°)
  • Delay circuits 201 - 202 can be any arbitrary delay circuits, such as, delay chains of inverters, active buffer circuits, resistor/capacitor/inductor (RLC) filter circuits, transmission lines, etc.
  • Each of the phase detectors 203 - 204 can be, for example, an exclusive OR (XOR) based quadrature phase detector that generates a zero output when the phase difference between its input signals is 90°.
  • Subtraction circuit 205 can be an analog circuit or a digital circuit.
  • Phase detection circuit 200 can be used in a wide variety of applications.
  • phase detection circuit 200 and other phase detection circuits described herein can be used in delay-locked loops circuits (DLLs), in phase-locked loops circuits (PLLs), in clock data recovery circuits, or in other loop circuit designs.
  • DLLs delay-locked loops circuits
  • PLLs phase-locked loops circuits
  • phase detection circuit 200 uses high-speed XOR based quadrature phase detectors 203 - 204
  • a DLL or PLL that uses phase detection circuit 200 can achieve a higher reference clock frequency than conventional zero phase detectors.
  • a DLL or PLL using phase detection circuit 200 can, for example, be designed to increase the phase of signal B when the phase difference between signals A and B is positive, and decrease the phase of signal B when the phase difference between signals A and B is negative.
  • the phase difference between signals A and B converges to 0° when the phase difference between A and B is between ⁇ 180° and 180°.
  • the lock range for the DLL or the PLL in this example is ⁇ 180 ° ⁇ 180°.
  • FIG. 3 illustrates another example of a phase detection circuit 300 that uses two quadrature phase detectors to generate a zero output in response to the phases of two periodic input signals A and B being in alignment.
  • Phase detection circuit 300 includes four delay circuits 301 - 304 , two quadrature phase detectors 305 - 306 , and subtraction circuit 307 .
  • Each of delay circuits 301 and 304 has a delay of about 45°.
  • Each of delay circuits 302 and 303 has a delay of about ⁇ 45°.
  • a delay circuit generating a negative delay e.g., ⁇ 45° can be constructed, for example, using LC filters.
  • 45° refers to one-eighth of a period of input signals A and B.
  • each of delay circuits 301 and 304 has a delay of about ⁇ 45°
  • each of delay circuits 302 and 303 has a delay of about 45°.
  • Delay circuit 301 delays input signal A by about 45° to generate delayed signal A 1 at an input of phase detector 305 .
  • Delay circuit 302 delays input signal B by about ⁇ 45° to generate delayed signal B 1 at an input of phase detector 305 .
  • Delay circuit 303 delays input signal A by about ⁇ 45° to generate delayed signal A 2 at an input of phase detector 306 .
  • Delay circuit 304 delays input signal B by about 45° to generate delayed signal B 2 at an input of phase detector 306 .
  • Phase detector 305 generates an output phase comparison voltage signal VC that is indicative of the phase difference between input signals A 1 and B 1 .
  • Phase detector 306 generates an output phase comparison voltage signal VD that is indicative of the phase difference between input signals A 2 and B 2 .
  • Each quadrature phase detector 305 - 306 generates a zero output voltage VC/VD in response to the input signals to that quadrature phase detector having a phase difference of +90° or ⁇ 90°.
  • Subtraction circuit 307 subtracts output voltage VD from output voltage VC to generate the output voltage signal OUT of phase detection circuit 300 .
  • Phase detection circuit 300 functions as a zero phase detector that generates a zero output when the phase difference between signals A and B is 0°, even if delay circuits 301 and 304 generate matching delays in signals A 1 and B 2 that are slightly greater than or slightly less than 45°, and delay circuits 302 and 303 generate matching delays in signals B 1 and A 2 that are slightly greater than or slightly less than ⁇ 45°.
  • the graph of FIG. 2D is also an example of the output voltage response OUT of phase detection circuit 300 .
  • FIG. 4 illustrates an example of a phase detection circuit 400 that uses two zero phase detectors having systematic non-ideal static phase offsets to generate a zero output in response to the phases of two periodic input signals A and B being aligned.
  • Phase detection circuit 400 includes non-ideal zero phase detectors 401 - 402 with static offsets and subtraction circuit 403 .
  • Non-ideal phase detectors 401 and 402 generate phase comparison voltage signals VC and VD, respectively, that are indicative of the phase difference between periodic input signals A and B.
  • Subtraction circuit 403 subtracts VD from VC to generate output signal OUT.
  • Non-ideal zero phase detectors 401 - 402 generate systematic static phase offsets in their output signals VC and VD.
  • the static phase offsets cause detectors 401 - 402 to generate non-zero voltages in VC and VD in response to a phase difference of 0° between signals A and B.
  • the detector output voltages VC and VD therefore respond as shown in FIG. 2C , with a systematic non-zero output when the input phase difference ⁇ is 0°.
  • the detector output voltages VC and VD of non-ideal phase detectors 401 - 402 may not peak near 90° as shown in FIG. 2C .
  • Such non-ideal zero phase detectors may operate faster than accurate zero phase detectors without such systematic static phase offsets.
  • Non-ideal zero phase detectors 401 - 402 have the same circuit designs. As a result, PVT induced variations in the phase comparison signals VC and VD track each other, and subtraction circuit 403 cancels out the effects of these variations on output signal OUT.
  • Phase detection circuit 400 generates an output signal OUT having zero volts in response to a phase difference of 0° between signals A and B.
  • Phase detection circuit 400 functions as a zero phase detector using two non-ideal zero phase detectors that do not generate zero outputs in response to the phases of their input signals being aligned.
  • FIG. 5 illustrates an example of a phase detection circuit 500 that functions as a zero phase detector using one or more chopper switches, a quadrature phase detector, and sample and hold circuits.
  • Phase detection circuit 500 generates a zero output in response to two periodic input signals A and B being aligned in phase.
  • Phase detection circuit 500 includes chopper switches 501 - 502 , delay circuit 503 , quadrature phase detector 504 , sample and hold (S/H) circuits 505 - 506 , and subtraction circuit 507 .
  • Each of the chopper switches described herein periodically switches its input signals between the two outputs of the chopper switch in continuously alternating time periods.
  • chopper switches 501 - 502 alternately route periodic input signals A and B through delay circuit 503 based on the period of a digital clock signal CLK.
  • Clock signal CLK controls the switching period and duty cycle of choppers switches 501 - 502 .
  • Chopper switches 501 - 502 eliminate the need for a second quadrature phase detector in circuit 500 .
  • chopper switches 501 - 502 transmit signal A directly to the 1 input of phase detector 504 via conductor 508 . Also, when CLK is in the first logic state, chopper switch 501 transmits signal B to an input of delay circuit 503 , delay circuit 503 delays signal B by about 90° to generate a delayed version of signal B, and chopper switch 502 transmits the delayed version of signal B to the 2 input of phase detector 504 . In this logic state, input signals A and B are connected to quadrature phase detector 504 in a manner similar to phase detector 203 in FIG. 2A .
  • chopper switches 501 - 502 transmit signal B directly to the 2 input of phase detector 504 via conductor 508 . Also, when CLK is in the second logic state, chopper switch 501 transmits signal A to the input of delay circuit 503 , delay circuit 503 delays signal A by about 90° to generate a delayed version of signal A, and chopper switch 502 transmits the delayed version of signal A to the 1 input of phase detector 504 . In this logic state, input signals A and B are connected to quadrature phase detector 504 in a manner similar to phase detector 204 in FIG. 2A .
  • Quadrature phase detector 504 generates a phase comparison voltage signal VX that is indicative of the phase difference between the periodic signals at its 1 and 2 inputs.
  • Sample and hold circuits 505 and 506 sample the voltage of signal VX to generate sampled signals VY and VZ, respectively.
  • the sampling rates of circuits 505 and 506 are based on the timing of clock signals CLK and CLKB, respectively.
  • Circuit 505 samples VX when CLK is in a first logic state
  • circuit 506 samples VX when CLKB is in the first logic state.
  • Clock signals CLK and CLKB are 180° out of phase with each other.
  • Circuit 505 holds the previously sampled state of VX as signal VY when CLK is in a second logic state
  • circuit 506 holds the previously sampled state of VX as signal VZ when CLKB is in the second logic state.
  • the sampling rate of circuits 505 - 506 is the same as the switching rate of chopper switches 501 - 502 .
  • the CLK signal typically has a lower frequency than the A and B input signals, so that after the CLK logic state changes, quadrature phase detector 504 has sufficient time to develop an accurate phase measurement before the result is sampled and the CLK logic state changes again.
  • Sample and hold circuits 505 and 506 are intended to sample the voltage of signal VX just before the CLK logic state changes, to avoid sampling VX during a transition period. Sampling VX during a transition period can be avoided, for example, by clocking sample and hold circuits 505 and 506 using an earlier version of CLK and CLKB than is used to switch chopper switches 501 and 502 .
  • Phase detection circuit 500 generates a zero in output signal OUT when the phase difference between periodic input signals A and B is 0°. However, the output signal OUT of circuit 500 may become discontinuous each time clock signal CLK changes state.
  • Quadrature phase detector 504 may have a phase response as shown in FIG. 2B that is insensitive to which of the two input signals has an earlier phase and is only sensitive to the magnitude of the phase difference. Therefore, chopper switch 502 may be removed in some embodiments.
  • FIG. 6A illustrates an example of a phase detection circuit 600 that generates a continuous time output signal using switches and a quadrature phase detector.
  • Phase detection circuit 600 functions as a zero phase detector that generates a zero output in response to two periodic input signals A and B being aligned in phase.
  • Phase detection circuit 600 includes chopper switch 601 , delay circuit 603 , quadrature phase detector input stage circuit 604 , inverting delay circuit 605 , switch 606 , and quadrature phase detector low pass filter (LPF) output stage circuit 607 .
  • LPF quadrature phase detector low pass filter
  • a digital periodic clock signal CLK controls the switching periods and duty cycles of switches 601 and 606 .
  • CLK When CLK is in a first logic state, chopper switch 601 transmits signal A directly to the 1 input of phase detector input stage 604 via conductor 608 , and chopper switch 601 transmits signal B to an input of delay circuit 603 .
  • Delay circuit 603 delays signal B by about 90° to generate a delayed version of signal B. The delayed version of signal B is transmitted to the 2 input of phase detector input stage 604 .
  • chopper switch 601 When CLK is in a second logic state, chopper switch 601 transmits signal A to the input of delay circuit 603 , and chopper switch 601 transmits signal B directly to the 1 input of phase detector input stage 604 via conductor 608 .
  • Delay circuit 603 delays signal A by about 90° to generate a delayed version of signal A. The delayed version of signal A is transmitted to the 2 input of phase detector input stage 604 .
  • Quadrature phase detector input stage 604 generates a phase comparison voltage signal VP that is indicative of the phase difference between the periodic signals at its 1 and 2 inputs.
  • Quadrature phase detector input stage 604 generates a zero output voltage in VP in response to the signals at its 1 and 2 inputs being offset in phase by +/ ⁇ 90°.
  • Signal VP is transmitted to an input of inverting delay circuit 605 and to a first input of switch 606 .
  • Switch 606 transmits signals VP and VPB to an input of phase detector LPF output stage 607 in alternating time intervals in response to clock signal CLK.
  • Phase detector LPF output stage 607 averages phase comparison signal VP and its inverse signal VPB to generate an output voltage signal OUT that is continuous in time.
  • Circuit 600 generates a zero voltage in output signal OUT in response to a phase difference of 0° between signals A and B.
  • phase detector LPF output stage 607 filters out the noise in signals VP and VPB that is added to these signals by the switching of switch 606 and the chopping operation of the phase detector.
  • phase detection 600 and switch 601 to alternately switch A and B through delay circuit 603 eliminates the possibility of mismatches between two different phase detectors operating in parallel that can adversely affect the output response. It also removes the area needed to fabricate a second quadrature phase detector.
  • the frequency of clock signal CLK is an integer division of the frequency of periodic signals A and B.
  • the frequency of A and B can be 4 or 8 times the frequency of CLK.
  • FIG. 6B illustrates one example of a current mode logic (CML) XOR circuit implementation of phase detection circuit 600 shown in FIG. 6A .
  • phase detection circuit 650 shown in FIG. 6B phase detector input stage 604 is implemented by CML XOR pull-down network (PDN) circuit 614 and current source 619 .
  • PDN CML XOR pull-down network
  • switch 606 is implemented by a chopper switch 612
  • phase detector LPF output stage 607 is implemented by resistors 615 - 616 and capacitors 617 - 618 .
  • Chopper switch 601 and delay circuit 603 function as described above with respect to FIG. 6A .
  • the 1 and 2 inputs of CML XOR PDN 614 function as the 1 and 2 inputs of phase detector input stage 604 .
  • CML XOR PDN 614 compares the phases of the periodic signals at its 1 and 2 inputs to generate differential current signals IP and IPB, which serve the same purpose as voltage signals VP and VPB in FIG. 6A , but exist in the current domain.
  • Current source 619 provides tail current for CML XOR PDN 614 and resistors 615 - 616 .
  • Clock signal CLK controls the period and the duty cycle of chopper switch 612 .
  • chopper switch 612 transmits CML XOR PDN output current IP to output node 621 and output current IPB to output node 622 .
  • CLK is in a second logic state, chopper switch 612 transmits CML XOR PDN output current IP to output node 622 and output current IPB to output node 621 .
  • the output voltages OUT and OUTB of phase detection circuit 650 are generated at output nodes 621 and 622 , respectively. Output voltages OUT and OUTB function as a differential output voltage signal. Differential output signal OUT/OUTB has a zero voltage in response to a phase difference of 0° between signals A and B.
  • Load resistors 615 and 616 are coupled between output nodes 621 and 622 , respectively, and a supply line that is at supply voltage VCC.
  • Capacitors 617 and 618 are also coupled between output nodes 621 and 622 , respectively, and the VCC supply line. Resistors 615 - 616 and capacitors 617 - 618 function as low pass filters that convert the switched output currents IP and IPB from CML XOR PDN 614 and chopper switch 612 to output voltages OUT and OUTB.
  • CML XOR PDN 614 can be, for example, a symmetrical or an asymmetrical pull-down network of n-channel field-effect transistors that perform an XOR Boolean logic function.
  • CML XOR PDN 614 may generate an offset in IP and IPB that is caused by mismatches between transistors in PDN 614 or an asymmetric design of PDN 614 . However, any offset caused by PDN 614 is canceled out by the averaging function performed by chopper switch 612 and the output LPF stage 615 - 618 . Because circuit 650 can function as intended even with offsets in PDN 614 , the area and the complexity of the design of PDN 614 can be reduced.
  • phase detection circuit 650 is merely one example of an implementation of phase detection circuit 600 .
  • Phase detection circuit 600 can also be implemented using other circuit components.
  • LPF output stage 607 can be implemented using an integrator circuit.
  • phase detector input stage 604 is a non-ideal zero phase detector that has a static phase offset.
  • Delay circuit 603 is removed in this embodiment, and the second output of switch 601 is coupled directly to the 2 input of input stage 604 .
  • FIG. 7 illustrates another example of a phase detection circuit 700 .
  • Phase detection circuit 700 has two sample and hold circuits that sample two periodic input signals A and B.
  • Phase detection circuit 700 filters the sampled values of the two periodic inputs signals and then subtracts the filtered sampled values to generate an output phase comparison signal.
  • Phase detection circuit 700 functions as a zero phase detector that generates a zero output in response to periodic input signals A and B being aligned in phase.
  • Zero phase detector 700 includes n-channel metal oxide semiconductor field-effect transistors (MOSFETs) 701 - 704 , capacitors 711 - 714 , and differencing amplifier 720 .
  • Signal A is provided to a first drain/source input of transistor 701
  • signal B is provided to the gate of transistor 701
  • inverse signal /B is provided to the gate of transistor 702 .
  • Input signals B and /B are digital periodic signals that are approximately 180° out of phase with each other.
  • Transistor 701 and capacitor 711 function as a first sample and hold circuit.
  • phase detector 701 When signal B is in a logic high state, and signal /B is in a logic low state, transistor 701 is on, transistor 702 is off, and the state of signal A is stored on capacitor 711 . When signal B transitions to a low logic state, the last value of signal A is held on capacitor 711 . Thus, negative transitions of signal B are used to sample and hold signal A, which also has a negative transition at the same time if A and B have a zero phase difference, forming a non-ideal zero phase detector.
  • the finite threshold voltage of MOSFET 701 , delay in sampling input signal A onto capacitor 711 , and other practical limitations lead to static phase offsets in such a phase detector, but the phase detector is relatively fast and simple to implement.
  • Transistor 702 and capacitor 712 function as a first switched capacitor single-pole low pass filter (LPF) to filter the response of the phase detector formed by transistor 701 and capacitor 711 .
  • LPF switched capacitor single-pole low pass filter
  • Capacitor 712 can have a much larger capacitance than capacitor 711 .
  • the capacitance of capacitor 712 can be 100 or more times larger than the capacitance of capacitor 711 .
  • Transistor 702 and capacitor 712 attenuate high frequency components of the voltage signal stored on capacitor 712 .
  • Transistors 701 - 702 and capacitors 711 - 712 also function as a non-ideal zero phase detector having a static phase offset.
  • Signal B is provided to a first drain/source input of transistor 703
  • signal A is provided to the gate of transistor 703
  • inverse signal /A is provided to the gate of transistor 704 .
  • Input signals A and /A are digital periodic signals that are approximately 180° out of phase with each other. It may be desirable to adjust the phase relationship between signals B and /B and the phase relationship between signals A and /A by using early or late phases. For example, signals /A and /B can be designed to have a duty cycle that is less than 50%.
  • Transistor 703 and capacitor 713 function as a second sample and hold circuit.
  • signal A is in a logic high state
  • signal /A is in a logic low state
  • transistor 703 is on
  • transistor 704 is off
  • the state of signal B is stored on capacitor 713 .
  • signal A transitions to a low logic state
  • the last value of signal B is held on capacitor 713 .
  • negative transitions of signal A are used to sample and hold signal B, which also has a negative transition at the same time if A and B have a zero phase difference, forming a non-ideal zero phase detector.
  • Transistor 704 and capacitor 714 function as a second switched capacitor single-pole low pass filter to filter the response of the phase detector formed by transistor 703 and capacitor 713 .
  • signal A is in a logic low state
  • signal /A is in a logic high state
  • transistor 703 is off
  • transistor 704 is on
  • the voltage stored on capacitor 713 is averaged with the voltage stored on capacitor 714 based on the capacitance ratios of capacitors 713 and 714 .
  • Capacitor 714 can have a much larger capacitance than capacitor 713 .
  • the capacitance of capacitor 714 can be 100 or more times the capacitance of capacitor 713 .
  • Transistor 704 and capacitor 714 attenuate high frequency components of the voltage signal stored on capacitor 714 .
  • Transistors 703 - 704 and capacitors 713 - 714 also function as a non-ideal zero phase detector having a static phase offset.
  • Differencing amplifier 720 amplifies the difference between the voltage stored on capacitor 712 and the voltage stored on capacitor 714 to generate an output signal OUT. Because both capacitor voltages are subject to the same static phase offset from the two non-ideal zero phase detectors, output signal OUT is a phase comparison signal having a voltage that is indicative only of the phase difference between periodic input signals A and B, and not the discussed static phase offsets. Phase detection circuit 700 generates a zero voltage in output signal OUT in response to a phase difference of 0° between signals A and B.
  • Phase detection circuit 700 is shown as a single-ended implementation in FIG. 7 . According to another embodiment, phase detection circuit 700 can compare the phases of differential periodic input signals.
  • FIG. 8A illustrates an example of a delay-locked loop (DLL) circuit 800 that can include one of the phase detection circuits shown in FIGS. 1 , 2 A, 3 , 4 , 5 , 6 A- 6 B, and 7 .
  • DLL 800 is embedded in an integrated circuit 810 .
  • DLL 800 includes phase detection circuit 801 , loop filter circuit 802 , and variable delay circuit 803 .
  • Phase detection circuit 801 can be one of the phase detection circuits 100 , 200 , 300 , 400 , 500 , 600 , 650 , or 700 .
  • Phase detection circuit 801 compares the phase of a periodic feedback clock signal FBCLK to the phase of a periodic reference clock signal REFCLK to generate a phase comparison signal VC.
  • Signal VC is indicative of the phase difference between REFCLK and FBCLK.
  • Loop filter circuit 802 filters the phase comparison signal VC to generate a filtered phase comparison signal VCF.
  • Variable delay circuit 803 delays REFCLK to generate FBCLK. Variable delay circuit 803 varies the delay provided to FBCLK relative to REFCLK based on changes in the filtered phase comparison signal VCF. DLL 800 drives the phase difference between FBCLK and REFCLK to 0°. When the phase difference between FBCLK and REFCLK is 0°, DLL 800 maintains the phase of FBCLK constant.
  • FIG. 8B illustrates an example of a phase-locked loop (PLL) circuit 850 that can include one of the phase detection circuits shown in FIGS. 1 , 2 A, 3 , 4 , 5 , 6 A- 6 B, and 7 .
  • PLL 850 is embedded in an integrated circuit 860 .
  • PLL 850 includes phase detection circuit 851 , loop filter circuit 852 , oscillator circuit 853 , and divider circuit 854 .
  • Phase detection circuit 851 can be one of the phase detection circuits 100 , 200 , 300 , 400 , 500 , 600 , 650 , or 700 .
  • Phase detection circuit 851 compares the phase of a periodic feedback clock signal FBCLK to the phase of a periodic reference clock signal REFCLK to generate a phase comparison signal VC.
  • Signal VC is indicative of the phase difference between REFCLK and FBCLK.
  • Loop filter circuit 852 filters the phase comparison signal VC to generate a filtered phase comparison signal VCF.
  • Oscillator circuit 853 generates a periodic output clock signal OUTCLK. Oscillator circuit 853 varies the frequency of OUTCLK based on changes in the filtered phase comparison signal VCF.
  • Divider circuit 854 generates feedback clock signal FBCLK in response to OUTCLK. Divider circuit 854 divides the frequency of OUTCLK to generate the frequency of FBCLK. In some embodiments, divider circuit 854 is removed, and the frequency of FBCLK is equal to the frequency of OUTCLK.
  • PLL 850 adjusts the phase and the frequency of FBCLK until FBCLK and REFCLK have the same frequency and are aligned in phase. When FBCLK and REFCLK have the same frequency and are aligned in phase, PLL 850 maintains the phase and the frequency of FBCLK constant.
  • FIG. 9 illustrates an example of a delay-locked loop (DLL) circuit 900 that aligns the phase of a feedback clock signal FBCLK with the phase of a reference clock signal REFCLK using a quadrature phase detector.
  • DLL 900 includes a quadrature phase detector circuit 901 , an analog-to-digital converter (ADC) circuit 902 , a delay circuit 903 , a subtraction circuit 904 , a digital accumulator (ACC) circuit 905 , a multiplexer circuit 906 , a digital gain circuit 907 , a digital accumulator circuit 908 , and digitally adjustable delay circuit 909 . Circuits 903 and 904 together form a differentiator.
  • ADC analog-to-digital converter
  • ACC digital accumulator
  • Quadrature phase detector 901 can be a high-speed phase detector that consumes a relatively small amount of power.
  • Quadrature phase detector 901 compares the phase of a periodic feedback clock signal FBCLK to the phase of a periodic input reference clock signal REFCLK to generate a phase comparison signal VQ.
  • the voltage of VQ is indicative of the phase difference between REFCLK and FBCLK.
  • Voltage VQ may represent a single-ended or differential signal.
  • Quadrature phase detector 901 generates a zero voltage in VQ in response to a difference of +or ⁇ 90° between the phases of FBCLK and REFCLK.
  • REFCLK and FBCLK have the same frequency.
  • 90° refers to one-quarter of a period of REFCLK and FBCLK.
  • Quadrature phase detector 901 generates a peak voltage in VQ in response to a phase difference between FBCLK and REFCLK of 0°.
  • DLL 900 is designed to cause the output voltage VQ of phase detector 901 to converge to a peak voltage that is caused by the phases of FBCLK and REFCLK being in alignment.
  • the peak voltage in VQ occurs at an inflection point in a plot of the output response of VQ.
  • Phase comparison signal VQ is an analog voltage signal.
  • ADC circuit 902 converts analog voltage VQ into a set of digital signals X T .
  • Digital signals X T are representative of the voltage of VQ.
  • ADC 902 can use, for example, a successive approximation algorithm.
  • Delay circuit 903 performs a unit time interval delay function on the digital value of signals X T to generate digital signals X T-1 .
  • Digital signals X T-1 represent the values of signals X T at preceding time intervals.
  • Subtraction circuit 904 subtracts signals X T-1 from signals X T to indicate whether X T is larger or smaller than X T-1 .
  • the result MSB of the subtraction performed by circuit 904 is indicative of the slope of phase comparison signal VQ.
  • the MSB output by subtraction circuit 904 is 0 if phase comparison signal VQ is increasing, and the MSB output by circuit 904 is 1 if phase comparison signal VQ is decreasing.
  • Accumulator circuit 905 converts the MSB output of circuit 904 into a single sticky bit STB. Accumulator 905 sets the state of sticky bit STB based on the history of the MSB output of circuit 904 . Sticky bit STB is transmitted to a select input of multiplexer circuit 906 .
  • Multiplexer 906 transmits signals having a +1 value to digital gain circuit 907 when the phase comparison signal VQ has been increasing over multiple sampled values of VQ. Multiplexer 906 transmits signals having a ⁇ 1 value to digital gain circuit 907 when the phase comparison signal VQ has been decreasing over multiple sampled values of VQ. Digital gain circuit 907 sets the gain of the +1 or ⁇ 1 signals from multiplexer 906 to generate scaled output signals that are transmitted to accumulator 908 . Accumulator 908 converts the output signals of circuit 907 into multi-bit digital control signals DCS.
  • Digitally adjustable delay circuit 909 delays input reference clock signal REFCLK to generate the feedback clock signal FBCLK.
  • FBCLK and REFCLK have the same frequency.
  • the digital control signals DCS generated by accumulator 908 control the delay that digitally adjustable delay circuit 909 adds to FBCLK relative to REFCLK.
  • Digitally adjustable delay circuit 909 can be, for example, a phase interpolator, a resonant delay circuit, an adjustable delay chain, or any other suitable adjustable delay circuit.
  • An example of a resonant delay circuit that can be used to implement adjustable delay circuit 909 is described in commonly-assigned U.S. provisional patent application 61/252,126, by Aryanfar et al., filed Oct. 15, 2009, which is incorporated by reference herein in its entirety.
  • control signals DCS cause the delay of adjustable delay circuit 909 to increase.
  • control signals DCS cause the delay of adjustable delay circuit 909 to decrease.
  • DLL 900 causes the phase difference between FBCLK and REFCLK to converge to 0°, which causes the phase comparison signal VQ to reach a peak inflection point voltage.
  • DLL 900 adjusts the phase of FBCLK to cause the phase comparison signal VQ to increase, until phase comparison signal VQ reaches a peak voltage.
  • DLL 900 maintains the delay that adjustable delay circuit 909 provides to
  • Quadrature phase detector 901 can be implemented, for example, by a mixer circuit or by an XOR based phase detector circuit.
  • FIG. 10 illustrates a schematic diagram of a differential current mode logic (CML) XOR based phase detector circuit 1000 that can be used as phase detector 901 in DLL 900 .
  • Phase detector 1000 functions as a quadrature phase detector that generates a zero output when the phase difference between its two periodic input signals is +/ ⁇ 90°.
  • Phase detector 1000 is a high-speed phase detector that can detect phase differences between periodic signals having large frequencies (e.g., 16 GHz). Phase detector 1000 consumes a relatively small amount of power and generates a relatively small amount of jitter in its output signals.
  • Phase detector 1000 includes resistors 1001 - 1002 and n-channel MOSFETs 1003 - 1019 . Resistors 1001 - 1002 are coupled to a supply line at a supply voltage VCC. The circuit elements of phase detector 1000 are coupled together in a symmetrical configuration as shown in FIG. 10 .
  • Phase detector 1000 receives two differential input signals. Signals AP and AN are the first differential input signal, and signals BP and BN are the second differential input signal. Signals AP, AN, BP, and BN are provided to the gates of transistors 1003 - 1018 as shown in FIG. 10 . If phase detector 1000 is phase detector 901 in DLL 900 , then differential signals AP/AN and BP/BN are periodic signals REFCLK and FBCLK.
  • a constant bias voltage VBN is provided to the gate of transistor 1019 .
  • Transistor 1019 provides tail current for phase detector 1000 .
  • Phase detector 1000 performs an XOR Boolean logic function on differential input signals AP/AN and BP/BN to generate differential output signal XOR/XNOR. Output voltage XOR is generated at output node 1022 , and output voltage XNOR is generated at output node 1021 .
  • phase detectors 101 , 203 and 204 , 305 and 306 , 504 , and 604 / 607 can be implemented using CML XOR based phase detector 1000 .
  • phase detectors 101 , 203 and 204 , 305 and 306 , 504 , and 604 / 607 can be implemented using an asymmetrical CML XOR based phase detector circuit design having less transistors than phase detector 1000 .
  • FIG. 11 is a graph that illustrates the output response of phase detector 1000 shown in FIG. 10 .
  • the vertical axis shown in FIG. 11 indicates the voltage of the differential output signal XOR/XNOR of phase detector 1000 .
  • the horizontal axis shown in FIG. 11 indicates the phase difference ⁇ between the differential input signals AP/AN and BP/BN of phase detector 1000 in degrees.
  • phase detector 1000 When phase detector 1000 is used in a conventional DLL, the differential output voltage XOR/XNOR of phase detector 1000 converges to a natural lock point of zero volts. As shown in FIG. 11 , two of the natural lock points occur when the phase difference between differential input signals AP/AN and BP/BN is +/ ⁇ 90°, and the differential output voltage XOR/XNOR of phase detector 1000 is zero.
  • phase detector 1000 When phase detector 1000 is used as phase detector 901 in DLL 900 , the differential output voltage XOR/XNOR of phase detector 1000 converges to the desired lock point shown in FIG. 11 .
  • the desired lock point occurs at a peak inflection point of the output voltage response of XOR/XNOR that is generated in response to a phase difference of 0° between differential input signals AP/AN and BP/BN.
  • circuitry described herein can be used in any suitable integrated circuit, such as, for example, a memory integrated circuit, a controller integrated circuit, a processor integrated circuit, an analog integrated circuit, a digital integrated circuit, etc.
  • a feedback loop circuit comprises a phase detector, a loop filter, and a phase adjustment circuit.
  • the phase detector detects a phase relationship between first and second clock signals.
  • the loop filter generates an output signal based on an output signal of the phase detector.
  • the feedback loop circuit operates such that the output signal of the loop filter converges to where an average value of the output signal of the phase detector is at a maximum value or an inflection point.
  • the phase adjustment circuit adjusts a phase of the second clock signal in response to the output signal of the loop filter.
  • the phase adjustment circuit can comprise a resonant buffer circuit, an oscillator, a delay line, or a phase interpolator circuit.
  • the phase detector can comprise a quadrature phase detector, such as an XOR based phase detector, or a phase mixer circuit.
  • the feedback loop circuit can be a DLL or a phase-locked loop (PLL).
  • the digitally adjustable delay may be replaced by a digitally controlled oscillator (DCO), such as a resonant tank oscillator or a ring oscillator.
  • DCO digitally controlled oscillator
  • a feedback loop circuit comprises a quadrature phase detector, a loop filter, and a phase adjustment circuit.
  • the quadrature phase detector detects a phase relationship between first and second clock signals.
  • the loop filter generates an output signal based on an output signal of the quadrature phase detector.
  • the feedback loop circuit operates such that the output signal of the loop filter converges to where the first and the second clock signals are in phase.
  • the phase adjustment circuit adjusts a phase of the second clock signal in response to the output signal of the loop filter.
  • the loop filter can comprise a differentiator circuit.
  • the feedback loop circuit can be a DLL or a PLL.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
US13/505,714 2009-11-12 2010-10-31 Techniques for Phase Detection Abandoned US20120218001A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/505,714 US20120218001A1 (en) 2009-11-12 2010-10-31 Techniques for Phase Detection

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US26079709P 2009-11-12 2009-11-12
PCT/US2010/054900 WO2011059842A2 (fr) 2009-11-12 2010-10-31 Techniques de détection de phase
US13/505,714 US20120218001A1 (en) 2009-11-12 2010-10-31 Techniques for Phase Detection

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/054900 A-371-Of-International WO2011059842A2 (fr) 2009-11-12 2010-10-31 Techniques de détection de phase

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/452,187 Division US9083280B2 (en) 2009-11-12 2014-08-05 Techniques for phase detection

Publications (1)

Publication Number Publication Date
US20120218001A1 true US20120218001A1 (en) 2012-08-30

Family

ID=43992339

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/505,714 Abandoned US20120218001A1 (en) 2009-11-12 2010-10-31 Techniques for Phase Detection
US14/452,187 Active US9083280B2 (en) 2009-11-12 2014-08-05 Techniques for phase detection

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/452,187 Active US9083280B2 (en) 2009-11-12 2014-08-05 Techniques for phase detection

Country Status (2)

Country Link
US (2) US20120218001A1 (fr)
WO (1) WO2011059842A2 (fr)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120187988A1 (en) * 2009-10-15 2012-07-26 Rambus Inc. Signal Distribution Networks and Related Methods
US20150043627A1 (en) * 2013-08-08 2015-02-12 SK Hynix Inc. Noise detection circuit, delay locked loop and duty cycle corrector including the same
US9166577B2 (en) * 2014-01-29 2015-10-20 Qualcomm Incorporated Modulation through differentially delayed clocks
US9602054B2 (en) * 2015-07-15 2017-03-21 Texas Instruments Incorporated System and method for reconfigurable phase shifter and mixer
US11255892B2 (en) * 2019-06-05 2022-02-22 Cirrus Logic, Inc. Phase compensation in a resonant phase detector
CN114079457A (zh) * 2020-08-11 2022-02-22 长鑫存储技术有限公司 延迟锁定环电路

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013518462A (ja) 2010-01-21 2013-05-20 ラムバス・インコーポレーテッド 位相検出回路および方法
US9651591B2 (en) 2014-06-11 2017-05-16 Catena Holding B.V. Method for using an accurate adjustable high-frequency phase-detector
WO2016097412A1 (fr) * 2014-12-19 2016-06-23 Selex Es Ltd Compteur de phase numérique et procédé de détection de phase
US9912324B2 (en) 2015-09-01 2018-03-06 International Business Machines Corporation Open-loop quadrature clock corrector and generator

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5917352A (en) * 1994-06-03 1999-06-29 Sierra Semiconductor Three-state phase-detector/charge pump with no dead-band offering tunable phase in phase-locked loop circuits
US7276977B2 (en) * 2005-08-09 2007-10-02 Paul William Ronald Self Circuits and methods for reducing static phase offset using commutating phase detectors

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3633117A (en) 1970-07-29 1972-01-04 Itt Suppression of a phase-sensitive spectral component from a signal
KR900000464B1 (ko) 1984-10-05 1990-01-30 가부시기가이샤 히다찌세이사꾸쇼 복조 회로
US6347128B1 (en) 1998-07-20 2002-02-12 Lucent Technologies Inc. Self-aligned clock recovery circuit with proportional phase detector
US6111470A (en) 1998-10-09 2000-08-29 Philips Electronics North America Corporation Phase-locked loop circuit with charge pump noise cancellation
US6385267B1 (en) 1998-12-22 2002-05-07 Microsoft Corporation System and method for locking disparate video formats
US6731667B1 (en) * 1999-11-18 2004-05-04 Anapass Inc. Zero-delay buffer circuit for a spread spectrum clock system and method therefor
US6809555B1 (en) 2003-05-02 2004-10-26 Xilinx, Inc. Glitch-free digital phase detector circuits and methods with optional offset and lock window extension
US6903585B2 (en) 2003-06-27 2005-06-07 Analog Devices, Inc. Pulse width modulated common mode feedback loop and method for differential charge pump
WO2005027349A1 (fr) * 2003-09-08 2005-03-24 Infineon Technologies Ag Boucle a verrouillage de retard sans phase de reinitialisation
US7388441B2 (en) 2006-05-23 2008-06-17 Tektronix. Inc. Robust phase-lock detector
US20080061838A1 (en) 2006-09-11 2008-03-13 Jinn-Shyan Wang Differential-type high-speed phase detector
US20080265957A1 (en) * 2007-04-25 2008-10-30 Luong Trong V Self-Resetting Phase Frequency Detector with Multiple Ranges of Clock Difference
EP2238416A1 (fr) * 2008-02-01 2010-10-13 Stichting Voor De Technische Wetenschappen Circuit de détection de phase synchrone
US8610474B2 (en) 2009-10-15 2013-12-17 Rambus Inc. Signal distribution networks and related methods

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5917352A (en) * 1994-06-03 1999-06-29 Sierra Semiconductor Three-state phase-detector/charge pump with no dead-band offering tunable phase in phase-locked loop circuits
US7276977B2 (en) * 2005-08-09 2007-10-02 Paul William Ronald Self Circuits and methods for reducing static phase offset using commutating phase detectors

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120187988A1 (en) * 2009-10-15 2012-07-26 Rambus Inc. Signal Distribution Networks and Related Methods
US8610474B2 (en) * 2009-10-15 2013-12-17 Rambus Inc. Signal distribution networks and related methods
US20140333356A1 (en) * 2009-10-15 2014-11-13 Rambus Inc. Signal Distribution Networks and Related Methods
US9065453B2 (en) * 2009-10-15 2015-06-23 Silicon Image, Inc. Signal distribution networks and related methods
US20150043627A1 (en) * 2013-08-08 2015-02-12 SK Hynix Inc. Noise detection circuit, delay locked loop and duty cycle corrector including the same
US9077438B2 (en) * 2013-08-08 2015-07-07 SK Hynix Inc. Noise detection circuit, delay locked loop and duty cycle corrector including the same
US9166577B2 (en) * 2014-01-29 2015-10-20 Qualcomm Incorporated Modulation through differentially delayed clocks
US9602054B2 (en) * 2015-07-15 2017-03-21 Texas Instruments Incorporated System and method for reconfigurable phase shifter and mixer
US11255892B2 (en) * 2019-06-05 2022-02-22 Cirrus Logic, Inc. Phase compensation in a resonant phase detector
CN114079457A (zh) * 2020-08-11 2022-02-22 长鑫存储技术有限公司 延迟锁定环电路

Also Published As

Publication number Publication date
WO2011059842A2 (fr) 2011-05-19
WO2011059842A3 (fr) 2011-08-18
US9083280B2 (en) 2015-07-14
US20140340120A1 (en) 2014-11-20

Similar Documents

Publication Publication Date Title
US9083280B2 (en) Techniques for phase detection
US6867627B1 (en) Delay-locked loop (DLL) integrated circuits having high bandwidth and reliable locking characteristics
US8004328B2 (en) AC-coupling phase interpolator and delay-locked loop using the same
US8253454B2 (en) Phase lock loop with phase interpolation by reference clock and method for the same
US6456170B1 (en) Comparator and voltage controlled oscillator circuit
CN104113303B (zh) 50%占空比时钟产生电路
US6111445A (en) Phase interpolator with noise immunity
KR100728301B1 (ko) 디지털로 제어 가능한 다중 위상 클럭 발생기
KR20160126086A (ko) 고속 시리얼라이저/디시리얼라이저에 대한 정확한 클럭 위상 신호들을 생성하기 위한 회로
US8120396B2 (en) Delay locked loop circuit
US7755413B2 (en) Combination of analog and digital feedback for adaptive slew rate control
US7508270B2 (en) Differential-to-single-ended converter and phase-locked loop circuit having the same
US7292079B2 (en) DLL-based programmable clock generator using a threshold-trigger delay element circuit and a circular edge combiner
CN113364452B (zh) 时钟数据恢复装置与时钟数据恢复方法
US6774689B1 (en) Triple input phase detector and methodology for setting delay between two sets of phase outputs
US7375557B2 (en) Phase-locked loop and method thereof and a phase-frequency detector and method thereof
US9401720B2 (en) Circuit arrangement and method for clock and/or data recovery
Bhardwaj et al. A 3.1 mW phase-tunable quadrature-generation method for CEI 28G short-reach CDR in 28nm CMOS
JP3659630B2 (ja) 電圧参照回路およびそれを用いた半導体回路装置
Kwon et al. A 3.0 Gb/s clock data recovery circuits based on digital DLL for clock-embedded display interface
CN115549673A (zh) 一种锁相环输出频率校准电路
US11711200B2 (en) Multiphase clock generators with digital calibration
US9559709B1 (en) Digitally controlled oscillator (DCO) for a phase locked loop (PLL) system
KR20040015617A (ko) 선형 특성을 가지는 위상 보간기를 구비하는 지연동기루프회로
Jung et al. A duty cycle corrector with dual loop low pass filter for low jitter and fast correction time

Legal Events

Date Code Title Description
AS Assignment

Owner name: RAMBUS INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEIBOWITZ, BRIAN;LEE, HAE-CHANG;ARYANFAR, FARSHID;AND OTHERS;SIGNING DATES FROM 20100105 TO 20100128;REEL/FRAME:028347/0929

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载