+

US20080305831A1 - Multi Mode Mobile Computing Device - Google Patents

Multi Mode Mobile Computing Device Download PDF

Info

Publication number
US20080305831A1
US20080305831A1 US12/194,032 US19403208A US2008305831A1 US 20080305831 A1 US20080305831 A1 US 20080305831A1 US 19403208 A US19403208 A US 19403208A US 2008305831 A1 US2008305831 A1 US 2008305831A1
Authority
US
United States
Prior art keywords
processor
communication
mode
plb
computing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/194,032
Inventor
Ranganathan Krishnan
Albert S. Ludwin
William R. Gardner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to US12/194,032 priority Critical patent/US20080305831A1/en
Assigned to QUALCOMM INCORPORATED reassignment QUALCOMM INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GARDNER, WILLIAM R., LUDWIN, ALBERT S., KRISHNAN, RANGANATHAN
Publication of US20080305831A1 publication Critical patent/US20080305831A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3293Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W52/00Power management, e.g. Transmission Power Control [TPC] or power classes
    • H04W52/02Power saving arrangements
    • H04W52/0209Power saving arrangements in terminal devices
    • H04W52/0261Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level
    • H04W52/0274Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level by switching on or off the equipment or parts thereof
    • H04W52/028Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level by switching on or off the equipment or parts thereof switching on or off only a part of the equipment circuit blocks
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W52/00Power management, e.g. Transmission Power Control [TPC] or power classes
    • H04W52/02Power saving arrangements
    • H04W52/0209Power saving arrangements in terminal devices
    • H04W52/0261Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level
    • H04W52/0287Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Definitions

  • the present disclosure relates generally to multi mode mobile computing devices such as wireless telephones that can also undertake ancillary computer functions.
  • Multi mode mobile computing devices have been proposed which have multiple capabilities. For example, mobile telephones might be expected to undertake personal computing tasks now undertaken by notebook computers, in addition to their communication functions.
  • a main processor typically functions as a master device that controls peripheral devices and that treats the other device processors (e.g., a telephone modem processor) as peripherals.
  • the main processor be active in all modes, including, e.g., the main processor needs to be active in the telephone mode, in which the modem processor is active, simply to provide the modem processor access to device hardware (e.g., a data display, non volatile storage, audio input/output) that is controlled by the main processor.
  • device hardware e.g., a data display, non volatile storage, audio input/output
  • a multi mode mobile computing device that can also undertake ancillary computer functions.
  • the device includes a housing holding a battery and a communication processor that may be embodied in a module configured to facilitate wireless communication using the device.
  • the communication processor module is supported on the housing and is powered by the battery.
  • An application processor that may be embodied in a module is configured to execute applications is also supported on the housing and powered by the battery.
  • a module in this description means a collection of hardware, assembled of discrete components or within an integrated circuit package, which performs a function through coordinated use of its hardware components.
  • a communication processor module includes a communications processor core in addition to other hardware resources that function as peripherals of the communications processor.
  • Qualcomm's MSM 3300, 5100, 5500 with an ARM processor core are examples of communications processor modules.
  • An application processor module includes an application processor core together with assisting hardware.
  • Qualcomm's MSP1000 or IBM's 405GP, which have ARM and PowerPC processor cores, are examples of application processor modules.
  • the device has a communication mode and a computing mode, and when the device is in the communication mode, a core of the application processor is not energized to conserve the battery. Accordingly, the application processor core is energized when the device is in the computing mode.
  • Another particular advantage provided by at least one of the disclosed embodiments is that the device allows the reuse of a large base legacy of application software by architecting the hardware so that it appears to the legacy software as it would in current single processor devices.
  • the present invention can allow the reuse of this large base legacy of application software by architecting the hardware so that it appears to the legacy software as it would in current single processor devices.
  • the communication processor module is associated with a memory bus that communicates with one or more memory devices and the application processor module is associated with a processor local bus (PLB).
  • PLB processor local bus
  • the preferred memory bus communicates with the PLB through hardware interfaces between the communication processor module and the application processor module. More specifically, the preferred memory bus communicates with a PLB bridge processor to facilitate the communication processor functioning as a master of the PLB. The communication processor can thereby access peripheral hardware associated with the PLB.
  • a multi mode mobile computing device in another particular embodiment, includes a housing holding a battery and a communication processor configured to facilitate wireless communication using the device.
  • the communication processor is supported on the housing and is powered by the battery.
  • An application processor is configured to execute applications, and the application processor is supported on the housing and powered by the battery.
  • the device has at least a communication mode and a computing mode, and when the device is in the communication mode, the communication processor functions as a master processor.
  • a method of operating a multi mode mobile computing device includes providing an application processor and a communication processor in a housing. The method also includes selectively establishing one of the processors as a master processor based on a mode of operation.
  • FIG. 1 is a block diagram of a particular illustrative embodiment of a multi mode mobile computing device
  • FIG. 2 is a block diagram of a particular illustrative embodiment of a low power dual processor architecture for multi mode mobile computing devices
  • FIG. 3 is a flow diagram of a particular embodiment of a method for operating a multi mode mobile device in a computing mode and communication mode.
  • a mobile multi mode computing device is shown, generally designated 10 .
  • the device 10 can be used to undertake wireless voice and/or data communication as well as personal computing application-based functions, such as but not limited to word processing.
  • the device 10 includes a preferably lightweight portable housing 12 that holds the components discussed herein.
  • a battery 14 can be engaged with the housing 12 to provide a source of power to the components disclosed below.
  • the battery 14 preferably is rechargeable in accordance with portable computing principles known in the art, but when the device 10 is not connected to an electrical outlet, the battery 14 is the sole source of power to the components of the device 10 .
  • a mode selector 16 can be provided on the housing 12 .
  • the mode selector 16 can be a user-manipulable input device to select the operational mode of the device 10 , e.g., communication or computing.
  • the mode selector 16 can be implemented in any number of ways, e.g., it can be a switch, or a portion of a touchscreen display that is used in conjunction with appropriate software to select the mode, or other equivalent input structure.
  • the mode selector 16 can be automatically implemented by software responsive to the user's activities, e.g., if the user starts to dial a number the mode selector can be software that automatically configures the device 10 in the communication mode.
  • the device 10 includes a communication processor 18 , preferably a type of processor referred to as a mobile system modem (MSM) that can access synchronous dynamic random access memory (SDRAM) 20 over, e.g., a 16/32 bit bus 22 and that can be implemented in a communication processor module.
  • the communication processor 18 can access, using, for instance, a 16 bit memory interface bus 24 , MSM flash memory 26 and MSM static random access memory (SRAM) 28 .
  • Communication-related applications such as the present assignee's “BREW” applications, can be stored in one or more of the memories 20 , 26 , 28 for execution thereof by the communication processor 18 .
  • the communication processor 18 accesses wireless communication circuitry 30 to effect wireless communication in accordance with means known in the art.
  • the communication processor 18 , associated memories 20 , 26 , and 28 , and circuitry 30 establish a wireless voice and/or data communication portion, generally designated 32 .
  • the communication portion 32 also referred to as a mobile station (“MS”), is a mobile telephone-type device made by Kyocera, Samsung, or other manufacturer that uses Code Division Multiple Access (CDMA) principles and CDMA over-the-air (OTA) communication air interface protocols such as defined in, but not limited to, IS-95A, IS-95B, WCDMA, IS-2000, and others to communicate with wireless infrastructure, although the present invention applies to any wireless communication device.
  • MS mobile station
  • CDMA Code Division Multiple Access
  • OTA CDMA over-the-air
  • the wireless communication systems to which the present invention can apply include GSM, Personal Communications Service (PCS) and cellular systems, such as Analog Advanced Mobile Phone System (AMPS) and the following digital systems: CDMA, Time Division Multiple Access (TDMA), and hybrid systems that use both TDMA and CDMA technologies.
  • GSM Global System for Mobile Communications
  • PCS Personal Communications Service
  • AMPS Analog Advanced Mobile Phone System
  • CDMA Time Division Multiple Access
  • TDMA Time Division Multiple Access
  • hybrid systems that use both TDMA and CDMA technologies.
  • a CDMA cellular system is described in the Telecommunications Industry Association/Electronic Industries Association (TIA/EIA) Standard IS-95.
  • TIA/EIA Telecommunications Industry Association/Electronic Industries Association
  • Combined AMPS and CDMA systems are described in TIA/EIA Standard IS-98.
  • WCDMA wideband CDMA
  • cdma2000 such as cdma2000 1 ⁇ or 3 ⁇ standards, for example
  • TD-SCDMA TD-SCDMA
  • a main processor 34 that can be embodied in a module holds an application processor core 36 , which in one illustrative embodiment can be an IBM 405 LP processor or equivalent. While FIG. 2 shows that the processors 18 , 36 can be on separate chips from each other, it is to be appreciated that they can also be disposed on the same chip.
  • the application processor core 36 accesses one or more software applications that can be stored in various memories to execute the applications.
  • the application processor core 36 can access an SRAM/Flash memory 38 over, e.g., a 16-bit memory bus 40 , and it can also access an SDRAM memory 42 (where software applications typically will be preferentially stored) over a preferably 32-bit bus 44 .
  • FIG. 2 also illustrates that the application processor core 36 accesses a processor local bus (PLB) 46 .
  • the PLB bus 46 can be a 64-bit bus.
  • Various supporting devices and peripherals are accessed by the application processor core 36 using the PLB 46 in accordance with principles known in the art.
  • the PLB 46 (and, hence, application processor core 36 ) can be connected to a SDRAM controller 48 for controlling the SDRAM memory 42 .
  • the PLB 46 can communicate with a personal computer memory card interface architecture (PCMCIA) interface or other storage interface 50 .
  • PCMCIA personal computer memory card interface architecture
  • the PLB 46 (and, hence, application processor core 36 ) can be connected to a liquid crystal display (LCD) controller 52 , which drives an LCD display that can be provided on the housing of the device 10 .
  • LCD liquid crystal display
  • the application processor 34 which bears the application processor core 36 can also hold an on-chip peripheral bus (OPB) 54 which in one non-limiting embodiment can be a 32 bit bus.
  • OPB on-chip peripheral bus
  • the OPB 54 is connected to the PLB 46 through a PLB/OPB bridge device 56 .
  • the bridge device 56 can translate 32 bit data to 64 bit data and vice versa.
  • Various peripheral devices can communicate with the OPB 54 .
  • a touch panel interface 58 can be connected to the OPB 54 .
  • other storage interfaces 60 can be connected to the OPB 54 .
  • peripheral devices that can be connected to the OPB 54 include a USB, a UART, an interrupt (UC), and an AC97 device.
  • the communication processor 18 can also communicate with the PLB 46 over its memory interface 24 .
  • the memory interface 24 of the communication processor 18 is connected to the PLB 46 by a PLB bridge processor 62 .
  • the PLB bridge processor 62 is implemented in hardware by a logic device, such as, e.g., a processor. In this way, the communication processor 18 can access the devices connected to the PLB 46 .
  • the functions of the PLB bridge processor 62 can be implemented by, e.g., a dedicated portion of the communication processor 18 .
  • FIG. 3 shows the logic that is executed by the PLB bridge processor 62 to negotiate which processor 18 , 36 controls the peripherals shown in FIG. 2 .
  • decision diamond 64 it is determined whether the device 10 is in the communication mode as indicated by, e.g., the mode selector 16 or other user activity discussed above. If not, meaning that the device 10 is in the computing mode, the logic flows to block 66 , wherein the PLB bridge processor 62 designates the application processor core 36 to be the master processor in control of the PLB 46 and OPB 54 . In this mode, the communication processor 18 can be treated by the application processor core 36 as a peripheral device.
  • the logic moves from decision diamond 64 to block 68 , wherein at least the application processor core 36 of the application processor 34 is deenergized. That is, in the communication mode, according to present principles the application processor core 36 is deenergized. Consequently, the communication processor 18 is assigned (by, e.g., the PLB bridge processor 62 ) the role of master processor at block 70 , controlling the peripheral devices connected to the PLB 46 and OPB 54 .
  • a software module may reside in random access memory (RAM), flash memory, read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), registers, hard disk, a removable disk, a compact disc read-only memory (CD-ROM), or any other form of storage medium known in the art.
  • An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium.
  • the storage medium may be integral to the processor.
  • the processor and the storage medium may reside in an application-specific integrated circuit (ASIC).
  • the ASIC may reside in a computing device or a user terminal.
  • the processor and the storage medium may reside as discrete components in a computing device or user terminal.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Telephone Function (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Power Sources (AREA)
  • Transceivers (AREA)
  • Multi Processors (AREA)

Abstract

A multi mode mobile computing device is disclosed. In a particular embodiment, the device includes a communication processor configured to facilitate wireless voice and data communication when the device is in a communication mode and an application processor configured to execute at least one computing application when the device is in a computing mode. The device further includes a configuration module configured to switch from the computing mode to the communication mode in response to user input of at least part of a telephone number.

Description

    I. CROSS REFERENCE TO RELATED APPLICATIONS
  • The present application claims priority from and is a continuation of co-pending U.S. patent application Ser. No. 10/229,507, filed Aug. 27, 2002.
  • II. FIELD
  • The present disclosure relates generally to multi mode mobile computing devices such as wireless telephones that can also undertake ancillary computer functions.
  • III. DESCRIPTION OF RELATED ART
  • Multi mode mobile computing devices have been proposed which have multiple capabilities. For example, mobile telephones might be expected to undertake personal computing tasks now undertaken by notebook computers, in addition to their communication functions.
  • As recognized herein, multiple processors might be required to support multiple modes of operation. As also recognized herein, using the same internal operation independent of the operational mode means that a main processor typically functions as a master device that controls peripheral devices and that treats the other device processors (e.g., a telephone modem processor) as peripherals. Such a design requires that the main processor be active in all modes, including, e.g., the main processor needs to be active in the telephone mode, in which the modem processor is active, simply to provide the modem processor access to device hardware (e.g., a data display, non volatile storage, audio input/output) that is controlled by the main processor. In other words the main processor is mediating on behalf of the modem processor, because the hardware architecture does not allow the modem processor direct access to some of the hardware resources in the device.
  • As understood herein, it would be advantageous to minimize when possible, the use of hardware intermediaries (such as the main processor in the example above) to allow power efficient execution of tasks, to conserve the battery. Furthermore, requiring a single main processor to always function as a device master means that software and software changes that might apply only to a modem processor are coordinated or otherwise integrated with the main processor as well, complicating software management. In particular, the large base of software presently available for cellular phone type devices, which functions on the modem processor cannot be used unchanged in a device in which the modem processor is a peripheral to a main application processor.
  • IV. SUMMARY
  • In a particular embodiment, a multi mode mobile computing device that can also undertake ancillary computer functions is disclosed. The device includes a housing holding a battery and a communication processor that may be embodied in a module configured to facilitate wireless communication using the device. The communication processor module is supported on the housing and is powered by the battery. An application processor that may be embodied in a module is configured to execute applications is also supported on the housing and powered by the battery. A module in this description means a collection of hardware, assembled of discrete components or within an integrated circuit package, which performs a function through coordinated use of its hardware components. In a particular embodiment, a communication processor module includes a communications processor core in addition to other hardware resources that function as peripherals of the communications processor. Qualcomm's MSM 3300, 5100, 5500 with an ARM processor core are examples of communications processor modules. An application processor module includes an application processor core together with assisting hardware. Qualcomm's MSP1000 or IBM's 405GP, which have ARM and PowerPC processor cores, are examples of application processor modules.
  • One particular advantage provided by at least one of the disclosed embodiments is that the device has a communication mode and a computing mode, and when the device is in the communication mode, a core of the application processor is not energized to conserve the battery. Accordingly, the application processor core is energized when the device is in the computing mode.
  • Another particular advantage provided by at least one of the disclosed embodiments is that the device allows the reuse of a large base legacy of application software by architecting the hardware so that it appears to the legacy software as it would in current single processor devices.
  • The present invention can allow the reuse of this large base legacy of application software by architecting the hardware so that it appears to the legacy software as it would in current single processor devices.
  • The communication processor module is associated with a memory bus that communicates with one or more memory devices and the application processor module is associated with a processor local bus (PLB). The preferred memory bus communicates with the PLB through hardware interfaces between the communication processor module and the application processor module. More specifically, the preferred memory bus communicates with a PLB bridge processor to facilitate the communication processor functioning as a master of the PLB. The communication processor can thereby access peripheral hardware associated with the PLB.
  • In another particular embodiment, a multi mode mobile computing device includes a housing holding a battery and a communication processor configured to facilitate wireless communication using the device. The communication processor is supported on the housing and is powered by the battery. An application processor is configured to execute applications, and the application processor is supported on the housing and powered by the battery. The device has at least a communication mode and a computing mode, and when the device is in the communication mode, the communication processor functions as a master processor.
  • In another particular embodiment, a method of operating a multi mode mobile computing device includes providing an application processor and a communication processor in a housing. The method also includes selectively establishing one of the processors as a master processor based on a mode of operation.
  • While the description of the invention is presented in the context of distinct communication and application processor modules, it is recognized that this is only done for clarity of exposition. In particular it is envisaged that the communication and application processor modules could be realized on the same integrated circuit module, whether this be through a multi-chip-module packaging technique or through the design of the entire circuit as a single chip with both (application and communications) processor cores on it.
  • Other aspects, advantages, and features of the present disclosure will become apparent after review of the entire application, including the following sections: Brief Description of the Drawings, Detailed Description, and the Claims.
  • V. BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram of a particular illustrative embodiment of a multi mode mobile computing device;
  • FIG. 2 is a block diagram of a particular illustrative embodiment of a low power dual processor architecture for multi mode mobile computing devices; and
  • FIG. 3 is a flow diagram of a particular embodiment of a method for operating a multi mode mobile device in a computing mode and communication mode.
  • VI. DETAILED DESCRIPTION
  • Referring to FIG. 1, a mobile multi mode computing device is shown, generally designated 10. In a particular embodiment, the device 10 can be used to undertake wireless voice and/or data communication as well as personal computing application-based functions, such as but not limited to word processing. The device 10 includes a preferably lightweight portable housing 12 that holds the components discussed herein. A battery 14 can be engaged with the housing 12 to provide a source of power to the components disclosed below. The battery 14 preferably is rechargeable in accordance with portable computing principles known in the art, but when the device 10 is not connected to an electrical outlet, the battery 14 is the sole source of power to the components of the device 10.
  • A mode selector 16 can be provided on the housing 12. The mode selector 16 can be a user-manipulable input device to select the operational mode of the device 10, e.g., communication or computing. The mode selector 16 can be implemented in any number of ways, e.g., it can be a switch, or a portion of a touchscreen display that is used in conjunction with appropriate software to select the mode, or other equivalent input structure. The mode selector 16 can be automatically implemented by software responsive to the user's activities, e.g., if the user starts to dial a number the mode selector can be software that automatically configures the device 10 in the communication mode.
  • Referring to FIG. 2, the device 10 includes a communication processor 18, preferably a type of processor referred to as a mobile system modem (MSM) that can access synchronous dynamic random access memory (SDRAM) 20 over, e.g., a 16/32 bit bus 22 and that can be implemented in a communication processor module. Also, the communication processor 18 can access, using, for instance, a 16 bit memory interface bus 24, MSM flash memory 26 and MSM static random access memory (SRAM) 28. Communication-related applications, such as the present assignee's “BREW” applications, can be stored in one or more of the memories 20, 26, 28 for execution thereof by the communication processor 18.
  • As also shown in FIG. 2, the communication processor 18 accesses wireless communication circuitry 30 to effect wireless communication in accordance with means known in the art. In other words, the communication processor 18, associated memories 20, 26, and 28, and circuitry 30 establish a wireless voice and/or data communication portion, generally designated 32.
  • In an illustrative embodiment, the communication portion 32, also referred to as a mobile station (“MS”), is a mobile telephone-type device made by Kyocera, Samsung, or other manufacturer that uses Code Division Multiple Access (CDMA) principles and CDMA over-the-air (OTA) communication air interface protocols such as defined in, but not limited to, IS-95A, IS-95B, WCDMA, IS-2000, and others to communicate with wireless infrastructure, although the present invention applies to any wireless communication device.
  • For instance, the wireless communication systems to which the present invention can apply, in amplification to those noted above, include GSM, Personal Communications Service (PCS) and cellular systems, such as Analog Advanced Mobile Phone System (AMPS) and the following digital systems: CDMA, Time Division Multiple Access (TDMA), and hybrid systems that use both TDMA and CDMA technologies. A CDMA cellular system is described in the Telecommunications Industry Association/Electronic Industries Association (TIA/EIA) Standard IS-95. Combined AMPS and CDMA systems are described in TIA/EIA Standard IS-98. Other communications systems are described in the International Mobile Telecommunications System 2000/Universal Mobile Telecommunications Systems (IMT-2000/UM), standards covering what are referred to as wideband CDMA (WCDMA), cdma2000 (such as cdma2000 1× or 3× standards, for example) or TD-SCDMA.
  • A main processor 34 that can be embodied in a module holds an application processor core 36, which in one illustrative embodiment can be an IBM 405 LP processor or equivalent. While FIG. 2 shows that the processors 18, 36 can be on separate chips from each other, it is to be appreciated that they can also be disposed on the same chip.
  • The application processor core 36 accesses one or more software applications that can be stored in various memories to execute the applications. For example, the application processor core 36 can access an SRAM/Flash memory 38 over, e.g., a 16-bit memory bus 40, and it can also access an SDRAM memory 42 (where software applications typically will be preferentially stored) over a preferably 32-bit bus 44.
  • FIG. 2 also illustrates that the application processor core 36 accesses a processor local bus (PLB) 46. In an illustrative embodiment, the PLB bus 46 can be a 64-bit bus. Various supporting devices and peripherals are accessed by the application processor core 36 using the PLB 46 in accordance with principles known in the art. For example, the PLB 46 (and, hence, application processor core 36) can be connected to a SDRAM controller 48 for controlling the SDRAM memory 42. Also, the PLB 46 can communicate with a personal computer memory card interface architecture (PCMCIA) interface or other storage interface 50. Moreover, the PLB 46 (and, hence, application processor core 36) can be connected to a liquid crystal display (LCD) controller 52, which drives an LCD display that can be provided on the housing of the device 10.
  • In addition to the components discussed above, the application processor 34 which bears the application processor core 36 can also hold an on-chip peripheral bus (OPB) 54 which in one non-limiting embodiment can be a 32 bit bus. The OPB 54 is connected to the PLB 46 through a PLB/OPB bridge device 56. The bridge device 56 can translate 32 bit data to 64 bit data and vice versa. Various peripheral devices can communicate with the OPB 54. By way of non-limiting examples, a touch panel interface 58 can be connected to the OPB 54. Also, other storage interfaces 60 can be connected to the OPB 54. Further non-limiting examples of peripheral devices that can be connected to the OPB 54 include a USB, a UART, an interrupt (UC), and an AC97 device.
  • In a particular embodiment, the communication processor 18 can also communicate with the PLB 46 over its memory interface 24. As shown in FIG. 2, the memory interface 24 of the communication processor 18 is connected to the PLB 46 by a PLB bridge processor 62. In one illustrative embodiment, the PLB bridge processor 62 is implemented in hardware by a logic device, such as, e.g., a processor. In this way, the communication processor 18 can access the devices connected to the PLB 46. If desired, the functions of the PLB bridge processor 62 can be implemented by, e.g., a dedicated portion of the communication processor 18.
  • FIG. 3 shows the logic that is executed by the PLB bridge processor 62 to negotiate which processor 18, 36 controls the peripherals shown in FIG. 2. At decision diamond 64 it is determined whether the device 10 is in the communication mode as indicated by, e.g., the mode selector 16 or other user activity discussed above. If not, meaning that the device 10 is in the computing mode, the logic flows to block 66, wherein the PLB bridge processor 62 designates the application processor core 36 to be the master processor in control of the PLB 46 and OPB 54. In this mode, the communication processor 18 can be treated by the application processor core 36 as a peripheral device.
  • On the other hand, if the device 10 is in the communication mode, the logic moves from decision diamond 64 to block 68, wherein at least the application processor core 36 of the application processor 34 is deenergized. That is, in the communication mode, according to present principles the application processor core 36 is deenergized. Consequently, the communication processor 18 is assigned (by, e.g., the PLB bridge processor 62) the role of master processor at block 70, controlling the peripheral devices connected to the PLB 46 and OPB 54.
  • Those of skill would further appreciate that the various illustrative logical blocks, configurations, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, configurations, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
  • The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in random access memory (RAM), flash memory, read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), registers, hard disk, a removable disk, a compact disc read-only memory (CD-ROM), or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an application-specific integrated circuit (ASIC). The ASIC may reside in a computing device or a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a computing device or user terminal.
  • The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the disclosed embodiments. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the principles defined herein may be applied to other embodiments without departing from the scope of the disclosure. Thus, the present disclosure is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope possible consistent with the principles and novel features as defined by the following claims.

Claims (20)

1. A multi mode mobile device configured to switch between a communication mode and a computing mode, the device comprising:
a communication processor configured to facilitate wireless voice and data communication when the device is in the communication mode;
an application processor configured to execute at least one computing application when the device is in the computing mode; and
a configuration module configured to switch from the computing mode to the communication mode in response to user input of at least part of a telephone number.
2. The device of claim 1, wherein the application processor functions as a master processor and the communication processor functions as a peripheral processor when the device is in the computing mode.
3. The device of claim 2, wherein the application processor is deenergized when the device is in the communication mode to enable the communication processor to function as the master processor.
4. The device of claim 2, wherein the application processor is associated with a processor local bus (PLB), the device further comprising a PLB bridge processor configured to enable the communication processor to function as the master processor when the device is in the communication mode and to enable the communication processor to function as a peripheral processor when the device is in the computing mode.
5. The device of claim 4, wherein the communication processor is associated with a memory bus communicating with one or more memory devices, and wherein the PLB bridge processor is configured to bridge the memory bus to the PLB.
6. The device of claim 5, further comprising at least one peripheral hardware component connected to the PLB.
7. The device of claim 6, wherein the communication processor is further configured to access the at least one peripheral hardware component when the device is in the communication mode.
8. The device of claim 7, wherein the at least one peripheral hardware component includes at least one of a touch panel controller and a storage interface.
9. A multi mode mobile device configured to switch between a communication mode and a computing mode, the device comprising:
application processing means for executing at least one computing application when the device is in the computing mode;
communication processing means for facilitating wireless voice and data communication when the device is in the communication mode; and
means for switching the device from the computing mode to the communication mode in response to user input of at least part of telephone number.
10. The device of claim 9, wherein the application processing means functions as a master processor and the communication processing means functions as a peripheral processor when the device is in the computing mode.
11. The device of claim 10, wherein the application processing means is deenergized when the device is in the communication mode to enable the communication processing means to function as the master processor.
12. The device of claim 11, wherein the application processing means is associated with a processor local bus (PLB), the device further comprising a PLB bridge processing means for enabling the communication processing means to function as the master processor and the communication processing means to function as a peripheral processor when the device is in the computing mode.
13. The device of claim 12, wherein the communication processing means is associated with a memory bus communicating with one or more memory devices, and wherein the PLB bridge processing means comprises means for bridging the memory bus to the PLB.
14. The device of claim 13, further comprising at least one peripheral hardware component coupled to the PLB.
15. A method for operating a multi mode mobile device in a computing mode and a communication mode, the method comprising:
executing at least one computing application by an application processor in the computing mode;
switching from the computing mode to the communication mode in response to user input including at least a part of a telephone number; and
facilitating wireless voice and data communication using a communication processor in the communication mode.
16. The method of claim 15, wherein the application processor functions as a master processor and the communication processor functions as a peripheral processor when the device is in the computing mode.
17. The method of claim 16, wherein the application processor is deenergized when the device is in the communication mode to enable the communication processor to function as the master processor when the device is in the communication mode.
18. The method of claim 17, wherein the application processor is associated with a processor local bus (PLB), the method further comprising using a PLB bridge processor to enable the communication processor to function as the master processor and the communication processor to function as a peripheral processor when the device is in the computing mode.
19. The method of claim 18, wherein the communication processor is associated with a memory bus communicating with one or more memory devices, the method further comprising using the PLB bridge processor to bridge the memory bus to the PLB.
20. The method of claim 19, further comprising using the communication processor to access the at least one peripheral hardware component when the device is in the communication mode.
US12/194,032 2002-08-27 2008-08-19 Multi Mode Mobile Computing Device Abandoned US20080305831A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/194,032 US20080305831A1 (en) 2002-08-27 2008-08-19 Multi Mode Mobile Computing Device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/229,507 US7450963B2 (en) 2002-08-27 2002-08-27 Low power dual processor architecture for multi mode devices
US12/194,032 US20080305831A1 (en) 2002-08-27 2008-08-19 Multi Mode Mobile Computing Device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/229,507 Continuation US7450963B2 (en) 2002-08-27 2002-08-27 Low power dual processor architecture for multi mode devices

Publications (1)

Publication Number Publication Date
US20080305831A1 true US20080305831A1 (en) 2008-12-11

Family

ID=31976241

Family Applications (4)

Application Number Title Priority Date Filing Date
US10/229,507 Expired - Lifetime US7450963B2 (en) 2002-08-27 2002-08-27 Low power dual processor architecture for multi mode devices
US11/946,901 Expired - Fee Related US8208972B2 (en) 2002-08-27 2007-11-29 Low power dual processor architecture for multi mode devices
US12/194,032 Abandoned US20080305831A1 (en) 2002-08-27 2008-08-19 Multi Mode Mobile Computing Device
US13/354,377 Expired - Fee Related US8351985B2 (en) 2002-08-27 2012-01-20 Low power dual processor architecture for multi mode devices

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10/229,507 Expired - Lifetime US7450963B2 (en) 2002-08-27 2002-08-27 Low power dual processor architecture for multi mode devices
US11/946,901 Expired - Fee Related US8208972B2 (en) 2002-08-27 2007-11-29 Low power dual processor architecture for multi mode devices

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/354,377 Expired - Fee Related US8351985B2 (en) 2002-08-27 2012-01-20 Low power dual processor architecture for multi mode devices

Country Status (8)

Country Link
US (4) US7450963B2 (en)
EP (2) EP1540923B1 (en)
JP (2) JP4860921B2 (en)
KR (1) KR101050283B1 (en)
CN (3) CN101893930B (en)
AT (1) ATE521188T1 (en)
AU (1) AU2003262997A1 (en)
WO (1) WO2004021684A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100195568A1 (en) * 2009-01-30 2010-08-05 Eiji Iimori Mobile radio terminal and radio communication method
US20110055434A1 (en) * 2009-08-31 2011-03-03 Pyers James Methods and systems for operating a computer via a low power adjunct processor
US8351985B2 (en) 2002-08-27 2013-01-08 Qualcomm Incorporated Low power dual processor architecture for multi mode devices
EP4318254A1 (en) * 2022-08-05 2024-02-07 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Semiconductor device system

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7398068B2 (en) * 2003-05-05 2008-07-08 Marvell International Ltd. Dual antenna system having one phase lock loop
ATE396455T1 (en) * 2003-12-02 2008-06-15 Research In Motion Ltd PARAMETER MANAGEMENT BETWEEN PROCESSORS IN A WIRELESS MULTI-PROCESSOR MOBILE COMMUNICATIONS DEVICE EFFECTING IN A PROCESSOR-SPECIFIC COMMUNICATIONS NETWORK
US8478921B2 (en) * 2004-03-31 2013-07-02 Silicon Laboratories, Inc. Communication apparatus implementing time domain isolation with restricted bus access
US7305569B2 (en) * 2004-06-29 2007-12-04 Intel Corporation Apparatus, system and method for adjusting a set of actual power states according to a function depending on a set of desired power states
ES2401112T3 (en) * 2004-06-30 2013-04-17 Vodafone Group Plc Link operation procedure and mobile communications terminal device
US7761056B2 (en) * 2004-07-23 2010-07-20 St-Ericsson Sa Method of controlling a processor for radio isolation using a timer
US8472990B2 (en) 2004-07-23 2013-06-25 St Ericsson Sa Apparatus using interrupts for controlling a processor for radio isolation and associated method
CN100399318C (en) * 2004-12-31 2008-07-02 联想(北京)有限公司 Computer with multiple processors and operating method thereof
US7970345B2 (en) * 2005-06-22 2011-06-28 Atc Technologies, Llc Systems and methods of waveform and/or information splitting for wireless transmission of information to one or more radioterminals over a plurality of transmission paths and/or system elements
US7711391B2 (en) * 2005-07-29 2010-05-04 Varia Holdings Llc Multiple processor communication circuit cards and communication devices that employ such cards
US20070073854A1 (en) * 2005-09-19 2007-03-29 Tobias Lindquist Communication terminals having multiple processors and methods of operating the same
US9390229B1 (en) 2006-04-26 2016-07-12 Dp Technologies, Inc. Method and apparatus for a health phone
US8902154B1 (en) 2006-07-11 2014-12-02 Dp Technologies, Inc. Method and apparatus for utilizing motion user interface
US7962775B1 (en) 2007-01-10 2011-06-14 Marvell International Ltd. Methods and apparatus for power mode control for PDA with separate communications and applications processors
US8620353B1 (en) 2007-01-26 2013-12-31 Dp Technologies, Inc. Automatic sharing and publication of multimedia from a mobile device
US8949070B1 (en) 2007-02-08 2015-02-03 Dp Technologies, Inc. Human activity monitoring device with activity identification
CN101035343B (en) * 2007-04-24 2012-04-11 中兴通讯股份有限公司 Multi-mode mobile phone
US8385840B2 (en) * 2007-05-16 2013-02-26 Broadcom Corporation Phone service processor
US8555282B1 (en) 2007-07-27 2013-10-08 Dp Technologies, Inc. Optimizing preemptive operating system with motion sensing
KR101425544B1 (en) * 2007-08-01 2014-08-01 삼성전자주식회사 Dual processor type mobile communication terminal and its USB connection processing method
EP2034388A1 (en) * 2007-09-05 2009-03-11 High Tech Computer Corp. System and electronic device having multiple operating systems and operating method thereof
TWI362612B (en) 2007-09-05 2012-04-21 Htc Corp System and electronic device using multiple operating systems and operating method thereof
US20090099812A1 (en) * 2007-10-11 2009-04-16 Philippe Kahn Method and Apparatus for Position-Context Based Actions
US8948822B2 (en) * 2008-04-23 2015-02-03 Qualcomm Incorporated Coordinating power management functions in a multi-media device
US8285344B2 (en) * 2008-05-21 2012-10-09 DP Technlogies, Inc. Method and apparatus for adjusting audio for a user environment
US8683247B2 (en) * 2008-06-12 2014-03-25 Advanced Micro Devices, Inc. Method and apparatus for controlling power supply to primary processor and portion of peripheral devices by controlling switches in a power/reset module embedded in secondary processor
US8996332B2 (en) * 2008-06-24 2015-03-31 Dp Technologies, Inc. Program setting adjustments based on activity identification
US8908763B2 (en) * 2008-06-25 2014-12-09 Qualcomm Incorporated Fragmented reference in temporal compression for video coding
US8948270B2 (en) * 2008-08-19 2015-02-03 Qualcomm Incorporated Power and computational load management techniques in video processing
US8964828B2 (en) 2008-08-19 2015-02-24 Qualcomm Incorporated Power and computational load management techniques in video processing
CN101668350B (en) * 2008-09-01 2012-07-25 联想(北京)有限公司 Mobile-terminal state-switching method and mobile terminal
US8872646B2 (en) * 2008-10-08 2014-10-28 Dp Technologies, Inc. Method and system for waking up a device due to motion
CN101754458B (en) * 2008-12-01 2016-10-05 联想(北京)有限公司 The Working mode switching method of communication system and mobile terminal
CN101753700B (en) * 2008-12-22 2012-12-19 联想(北京)有限公司 Method for detecting battery information of mobile terminal and mobile terminal
US9529437B2 (en) * 2009-05-26 2016-12-27 Dp Technologies, Inc. Method and apparatus for a motion state aware device
CN101888435B (en) * 2009-06-16 2012-05-09 联想(北京)有限公司 Portable terminal and state control method thereof
CN101997956A (en) * 2009-08-17 2011-03-30 联想(北京)有限公司 Method for switching work mode of mobile terminal and mobile terminal
IL206455A (en) 2010-01-28 2016-11-30 Elta Systems Ltd Cellular communication system with moving base stations and methods and apparatus useful in conjunction therewith
US8244609B2 (en) * 2010-04-02 2012-08-14 Intel Corporation Payment management on mobile devices
KR101649157B1 (en) * 2010-05-18 2016-08-18 엘지전자 주식회사 Mobile terminal and operation control method thereof
US20110296078A1 (en) * 2010-06-01 2011-12-01 Qualcomm Incorporated Memory pool interface methods and apparatuses
KR101675342B1 (en) * 2010-06-01 2016-11-11 삼성전자주식회사 Apparatus and method for power amplifying in portable terminal
IL207180A (en) 2010-07-25 2016-03-31 Elta Systems Ltd Switched application processor apparatus for cellular devices
CN101931700B (en) * 2010-08-20 2012-12-19 北京天碁科技有限公司 Method for realizing communication between smart mobile phone chips and smart mobile phone
WO2012070044A1 (en) 2010-11-24 2012-05-31 Elta Systems Ltd. Architecture and methods for traffic management by tunneling in moving hierarchical cellular networks
KR20130135875A (en) 2010-11-24 2013-12-11 엘타 시스템즈 리미티드 Various routing architectures for dynamic multi-hop backhauling cellular network and various methods useful in conjunction therewith
SG190870A1 (en) 2010-11-24 2013-07-31 Elta Systems Ltd Wireless device system-architecture
TW201224754A (en) * 2010-12-08 2012-06-16 Quanta Comp Inc Portable electronic apparatus and control method thereof
JP2012175174A (en) * 2011-02-17 2012-09-10 Seiko Epson Corp Network communication apparatus, peripheral device, and network communication method
US8830889B2 (en) 2011-02-23 2014-09-09 Lg Electronics Inc. Systems for remotely waking up application processor of mobile device
US8918148B2 (en) 2011-02-23 2014-12-23 Lg Electronics Inc. Systems and methods for controlling sensor devices in mobile devices
US9059597B2 (en) 2011-02-23 2015-06-16 Lg Electronics Inc. Reduction of leakage current in mobile device with embedded battery
US8824346B2 (en) 2011-02-23 2014-09-02 Lg Electronics Inc. Remote wakeup of application processor of mobile device
US9019984B2 (en) 2011-06-03 2015-04-28 Apple Inc. Selecting wireless access points for geofence monitoring
MX2014001056A (en) 2011-07-25 2014-09-16 Servergy Inc Method and system for building a low power computer system.
CN103294160A (en) * 2012-03-05 2013-09-11 联想(北京)有限公司 Communication equipment and method for working condition control
US20150327012A1 (en) * 2012-05-23 2015-11-12 Honeywell International Inc. Portable electronic devices having a separate location trigger unit for use in controlling an application unit
AU2013206244A1 (en) 2012-06-07 2014-01-09 Samsung Electronics Co., Ltd. Apparatus and method for reducing power consumption in electronic device
KR102024745B1 (en) * 2012-06-07 2019-09-25 삼성전자주식회사 Apparatus and method for reducing power consumption in electronic device
US9972275B2 (en) * 2013-05-14 2018-05-15 Ati Technologies Ulc Content presentation system and method
JP2016530819A (en) * 2013-08-22 2016-09-29 サムスン エレクトロニクス カンパニー リミテッド Method for performing power saving mode in electronic device and electronic device therefor
WO2015026197A1 (en) * 2013-08-22 2015-02-26 삼성전자 주식회사 Method for performing power-saving mode in electronic device and electronic device therefor
USRE49652E1 (en) 2013-12-16 2023-09-12 Qualcomm Incorporated Power saving techniques in computing devices
KR20160054850A (en) * 2014-11-07 2016-05-17 삼성전자주식회사 Apparatus and method for operating processors
KR101777660B1 (en) * 2016-10-25 2017-09-12 주식회사 티에스피글로벌 The flash storage device and operation control method thereof
US11334291B2 (en) 2020-03-31 2022-05-17 Nxp B.V. Method and apparatus for isolating a memory
US11520598B2 (en) 2020-07-01 2022-12-06 Anthony Donte Ebron Multi-processor mobile computing device

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5487181A (en) * 1992-10-28 1996-01-23 Ericsson Ge Mobile Communications Inc. Low power architecture for portable and mobile two-way radios
US5870680A (en) * 1994-09-23 1999-02-09 Alcatel N.V. Method and an apparatus for placing devices on standby in a system including a portable mobile telephone connected to a peripheral device
US5925092A (en) * 1996-12-02 1999-07-20 Motorola, Inc. Satellite cluster with synchronized payload processors and method for use in space-based systems
US20020173344A1 (en) * 2001-03-16 2002-11-21 Cupps Bryan T. Novel personal electronics device
US20030017854A1 (en) * 2001-03-21 2003-01-23 Asher Avitan Wireless mobile computing telephone dialer for use with landline telephone systems
US6731958B1 (en) * 1999-02-02 2004-05-04 Nec Corporation Portable radio communication apparatus with improved power-saving function
US6941538B2 (en) * 2002-02-22 2005-09-06 Xilinx, Inc. Method and system for integrating cores in FPGA-based system-on-chip (SoC)
US7020487B2 (en) * 2000-09-12 2006-03-28 Nec Corporation Portable telephone GPS and bluetooth integrated compound terminal and controlling method therefor
US7062303B2 (en) * 2001-07-05 2006-06-13 Intel Corporation Synchronizing power conservation modes
US7450963B2 (en) * 2002-08-27 2008-11-11 Qualcomm Incorporated Low power dual processor architecture for multi mode devices

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2663783B2 (en) 1992-03-09 1997-10-15 富士通株式会社 Power supply control circuit for portable communication equipment
US5526398A (en) * 1993-05-04 1996-06-11 Motorola, Inc. Method of operating a combination radiotelephone and paging device
US5797089A (en) * 1995-09-07 1998-08-18 Telefonaktiebolaget Lm Ericsson (Publ) Personal communications terminal having switches which independently energize a mobile telephone and a personal digital assistant
JPH11215043A (en) * 1998-01-21 1999-08-06 Toshiba Corp Communication terminal device
JP3753537B2 (en) 1998-05-22 2006-03-08 三菱電機株式会社 Portable radio
JP2001256205A (en) 2000-03-08 2001-09-21 Sharp Corp Multiprocessor system
JP2002033851A (en) 2000-07-13 2002-01-31 Kyocera Corp Mobile phone
JP2002032158A (en) * 2000-07-17 2002-01-31 Casio Comput Co Ltd Data transmission / reception system, data processing terminal, and storage medium
CN1142630C (en) * 2000-07-28 2004-03-17 倚天资讯股份有限公司 Personal digital assistant system with one-way/two-way communication function
WO2002021290A1 (en) * 2000-09-06 2002-03-14 Koninklijke Philips Electronics N.V. Inter-processor communication system
US7069456B2 (en) * 2000-12-28 2006-06-27 Intel Corporation Method and apparatus facilitating direct access to a serial ATA device by an autonomous subsystem
US6748548B2 (en) * 2000-12-29 2004-06-08 Intel Corporation Computer peripheral device that remains operable when central processor operations are suspended
JP2002215597A (en) * 2001-01-15 2002-08-02 Mitsubishi Electric Corp Multiprocessor device
US6816925B2 (en) * 2001-01-26 2004-11-09 Dell Products L.P. Combination personal data assistant and personal computing device with master slave input output
KR100995719B1 (en) * 2001-01-31 2010-11-19 가부시키가이샤 히타치세이사쿠쇼 Data processing system and data processor

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5487181A (en) * 1992-10-28 1996-01-23 Ericsson Ge Mobile Communications Inc. Low power architecture for portable and mobile two-way radios
US5870680A (en) * 1994-09-23 1999-02-09 Alcatel N.V. Method and an apparatus for placing devices on standby in a system including a portable mobile telephone connected to a peripheral device
US5925092A (en) * 1996-12-02 1999-07-20 Motorola, Inc. Satellite cluster with synchronized payload processors and method for use in space-based systems
US6731958B1 (en) * 1999-02-02 2004-05-04 Nec Corporation Portable radio communication apparatus with improved power-saving function
US7020487B2 (en) * 2000-09-12 2006-03-28 Nec Corporation Portable telephone GPS and bluetooth integrated compound terminal and controlling method therefor
US20020173344A1 (en) * 2001-03-16 2002-11-21 Cupps Bryan T. Novel personal electronics device
US20030017854A1 (en) * 2001-03-21 2003-01-23 Asher Avitan Wireless mobile computing telephone dialer for use with landline telephone systems
US7062303B2 (en) * 2001-07-05 2006-06-13 Intel Corporation Synchronizing power conservation modes
US6941538B2 (en) * 2002-02-22 2005-09-06 Xilinx, Inc. Method and system for integrating cores in FPGA-based system-on-chip (SoC)
US7450963B2 (en) * 2002-08-27 2008-11-11 Qualcomm Incorporated Low power dual processor architecture for multi mode devices

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8351985B2 (en) 2002-08-27 2013-01-08 Qualcomm Incorporated Low power dual processor architecture for multi mode devices
US20100195568A1 (en) * 2009-01-30 2010-08-05 Eiji Iimori Mobile radio terminal and radio communication method
US8520591B2 (en) * 2009-01-30 2013-08-27 Fujitsu Mobile Communications Limited Mobile radio terminal and radio communication method
US20110055434A1 (en) * 2009-08-31 2011-03-03 Pyers James Methods and systems for operating a computer via a low power adjunct processor
WO2011026084A1 (en) * 2009-08-31 2011-03-03 Qualcomm Incorporated Methods and systems for operating a computer via a low power adjunct processor
US8364857B2 (en) 2009-08-31 2013-01-29 Qualcomm Incorporated Wireless modem with CPU and auxiliary processor that shifts control between processors when in low power state while maintaining communication link to wireless network
JP2013503401A (en) * 2009-08-31 2013-01-31 クアルコム,インコーポレイテッド Method and system for operating a computer with a low power auxiliary processor
KR101422367B1 (en) * 2009-08-31 2014-07-22 퀄컴 인코포레이티드 Methods and systems for operating a computer via a low power adjunct processor
EP4318254A1 (en) * 2022-08-05 2024-02-07 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Semiconductor device system

Also Published As

Publication number Publication date
CN1698339A (en) 2005-11-16
CN101887302A (en) 2010-11-17
CN101887302B (en) 2015-04-08
US8208972B2 (en) 2012-06-26
ATE521188T1 (en) 2011-09-15
US20080072014A1 (en) 2008-03-20
US8351985B2 (en) 2013-01-08
EP2363782A1 (en) 2011-09-07
JP2010157247A (en) 2010-07-15
CN101893930A (en) 2010-11-24
EP1540923A1 (en) 2005-06-15
JP4860921B2 (en) 2012-01-25
US20120115456A1 (en) 2012-05-10
CN1698339B (en) 2010-06-09
KR20050058445A (en) 2005-06-16
JP2005537546A (en) 2005-12-08
WO2004021684A1 (en) 2004-03-11
AU2003262997A1 (en) 2004-03-19
EP1540923A4 (en) 2009-05-13
KR101050283B1 (en) 2011-07-19
US20040204050A1 (en) 2004-10-14
CN101893930B (en) 2012-07-04
US7450963B2 (en) 2008-11-11
EP1540923B1 (en) 2011-08-17
JP4938868B2 (en) 2012-05-23

Similar Documents

Publication Publication Date Title
US20080305831A1 (en) Multi Mode Mobile Computing Device
US7231531B2 (en) Personal electronics device with a dual core processor
WO2022121522A1 (en) System switching method and apparatus, electronic device, and readable storage medium
EP1324198B1 (en) Processor and method of booting same
JP6458279B2 (en) Power supply control method and wireless terminal
JP2001344038A (en) Computer system having clock-down function and method for adjusting operating frequency of the same computer system
US20090106573A1 (en) Power saving method
CN100518198C (en) Ways to Speed Up Your Phone's Boot Response
KR20050065394A (en) Method and apparatus for reducing memory current leakage in a mobile device
KR20030003611A (en) Portable terminal apparatus with large memory and its operating method
EP1335499B1 (en) Semiconductor device and electronic device
KR100382474B1 (en) Selector/Vocoder in mobile communication system and data processing metod using the same
WO2022262529A1 (en) Control method and apparatus, electronic device, and storage medium
KR20050086171A (en) Method for controlling connection mode with usb device
KR20050086262A (en) Method for controlling communication of usb device
JP2000148278A (en) Data processor with communication function and its clock control method
JP2005079722A (en) Information equipment
KR19990042861A (en) Reduction of Power Consumption in Code Division Multiple Access Personal Communication

Legal Events

Date Code Title Description
AS Assignment

Owner name: QUALCOMM INCORPORATED, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KRISHNAN, RANGANATHAN;LUDWIN, ALBERT S.;GARDNER, WILLIAM R.;REEL/FRAME:021408/0548;SIGNING DATES FROM 20020826 TO 20020902

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载