US20080169507A1 - Discrete on-chip soi resistors - Google Patents
Discrete on-chip soi resistors Download PDFInfo
- Publication number
- US20080169507A1 US20080169507A1 US12/053,658 US5365808A US2008169507A1 US 20080169507 A1 US20080169507 A1 US 20080169507A1 US 5365808 A US5365808 A US 5365808A US 2008169507 A1 US2008169507 A1 US 2008169507A1
- Authority
- US
- United States
- Prior art keywords
- chip
- well
- silicon
- trenches
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 2
- 238000004519 manufacturing process Methods 0.000 abstract 2
- 229910052710 silicon Inorganic materials 0.000 abstract 2
- 239000010703 silicon Substances 0.000 abstract 2
- 239000007943 implant Substances 0.000 abstract 1
- 239000012212 insulator Substances 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/40—Resistors
- H10D1/43—Resistors having PN junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/01—Manufacture or treatment
- H10D1/025—Manufacture or treatment of resistors having potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/201—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
- H10D84/204—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
- H10D84/209—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of only resistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/80—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple passive components, e.g. resistors, capacitors or inductors
- H10D86/85—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple passive components, e.g. resistors, capacitors or inductors characterised by only passive components
Definitions
- the present invention is related to on-chip resistors for Integrated Circuit (IC) chips and more particularly to on-chip discrete resistors in Ultra-Thin SOI (UTSOI) ICs.
- IC Integrated Circuit
- USOI Ultra-Thin SOI
- CMOS complementary insulated gate Field Effect Transistor
- CMOS devices FETs
- SOI Silicon On Insulator
- device or FET features are reduced to shrink corresponding device minimum dimensions, including both horizontal dimensions (e.g., minimum channel length) and vertical dimensions, e.g., channel layer depth, gate dielectric thickness, junction depths and etc.
- Shrinking device size increases device density and improves circuit performance (both from increased device drive capability and decreased capacitive load). Scaling also entails thinning the surface device layer to control device threshold roll off. Especially in Ultra-Thin SOI (UTSOI), thinning the surface device layer has resulted in devices with fully-depleted bodies (i.e., in what is known as Fully-Depleted SOI or FD-SOI). Scaled FD-SOI devices can have substantially higher series resistance, as well as substantially higher capacitance in some aspects.
- CMOS resistors are formed by defining doped region in a chip surface or surface layer, e.g., a doped rectangle in the silicon surface layer of a SOI chip with contacts at opposite ends. The resistance for such a resistor can be determined by dividing the distance between the contacts (length) by the other rectangle dimension (width) to arrive at the number of squares and multiplying that number by the sheet resistance.
- sheet resistance varies with electrical field in doped semiconductors, whether doped polysilicon or doped surface layer.
- UTSOI surface layers may be so thin and the sheet resistance may be so high, that a voltage on an adjacent conducting layer fully depletes the surface layer shape intended to act as resistor.
- a doped silicon structure may be a planar resistor by design, it may be voltage varying or naturally free of mobile charge due to low dopant charge and surrounding built-in fields. This is because the front or top gate workfunction (from overlying structures) and the back gate (substrate) workfunction, the thinness of the channel, and the dopant limits on the thin resistor body channel, may combine to fully deplete the channel (resistor body under the gate) of mobile charge. So, the workfunction of adjacent structures to a planar resistor creates electric fields such that the planar resistor is fully-depleted even under normal bias conditions and, therefore, very high resistance.
- a doped silicon shape may have a time varying (and unpredictable) resistance and under some circumstances (e.g., a doped silicon surface layer shape that is biased by adjacent bulk silicon), be so high as to act as an open circuit.
- a doped silicon surface layer shape that is biased by adjacent bulk silicon
- the above mentioned combination of dopant solid solubility limits and low volume may result in unusably high resistance even in moderately to highly doped regions of the UTSOI surface layer.
- the present invention relates to a semiconductor resistor, method of making the resistor and method of making an IC including resistors.
- Buried wells are formed in the silicon substrate of a silicon on insulator (SOI) wafer.
- At least one trench is formed in the buried wells.
- Resistors are formed along the sidewalls of the trench and, where multiple trenches form pillars, in the pillars between the trenches by doping the sidewalls with an angled implant.
- Resistor contacts are formed to the buried well at opposite ends of the trenches and pillars, if any.
- FIGS. 1A-C show a first example of a discrete resistor in Ultra-Thin semiconductor (e.g., Silicon) On Insulator (UTSOI) according to a preferred embodiment of the present invention
- FIG. 2 shows an example of steps in forming preferred resistors
- FIG. 3 shows a multi-pillar example resistor
- FIGS. 4A-B show multi-well examples of a second preferred embodiment UTSOI resistors formed in a layered multi-well
- FIG. 5 shows another example of a preferred embodiment UTSOI resistor with a single well isolated by an embedded dielectric layer
- FIGS. 6A-B show variations on yet another example of a preferred embodiment UTSOI resistor with a single well.
- FIGS. 1A-C show a first example of a discrete resistor 100 in Ultra-Thin semiconductor (e.g., Silicon) On Insulator (UTSOI), according to a preferred embodiment of the present invention.
- FIG. 1A shows a plan view
- FIG. 1B shows a cross sectional view through B-B
- FIG. 1C shows a cross sectional view through C-C.
- the preferred resistor 100 is formed through the surface of a UTSOI wafer 102 that includes a bulk silicon layer or silicon substrate 104 and ultra-thin surface layer 106 separated by a dielectric layer 108 , a buried oxide (BOX) layer in this example.
- BOX buried oxide
- An island 110 defined in the ultra-thin surface layer 106 defines the location of each resistor 100 .
- Islands 110 may be defined, for example, etching trenches through the ultra-thin surface layer 106 for shallow trench isolation (STI) and filling the shallow trenches with insulating material 108 ′, e.g., oxide.
- each island 110 may define an optional buried well 112 immediately below the island 110 in the substrate 104 , e.g., a buried N-well 112 in a P-doped substrate 104 .
- Each optional buried well 112 serves to further isolate the resistor 100 from surrounding structures, e.g., other resistors 100 in the same Integrated Circuit (IC) chip.
- IC Integrated Circuit
- one or more orifices 114 , 2 deep trenches in this example extend through the ultra-thin silicon surface layer 106 , dielectric layer 108 and into the buried well 112 .
- the resistors 100 are formed without the buried wells 112 and the trenches 114 are formed into the substrate 104 .
- Trench sidewalls 116 are heavily doped opposite that of the substrate 104 , such that the sidewalls 116 are resistive with resistive pillars 118 forming between adjacent trenches 114 .
- the doped surface i.e., trench sidewalls 116
- the doped surface far exceeds the trench surface area 114 , e.g., in the plan view of FIG. 1A .
- Resistor contacts 120 at either end of the pillar 118 extend through the ultra-thin silicon surface layer 106 and dielectric layer 108 to the buried well 112 .
- the number of squares may be approximated by dividing the resistor length (the distance between the contacts 120 ) by the width, i.e., the width of the trench plus twice its depth.
- Resistor 100 is isolated from other structures (not shown) by a surface dielectric layer 122 .
- Chip wiring connections to resistor contacts 120 connect resistors to other chip circuit elements, e.g., FETs and capacitors, also not shown.
- FIG. 2 shows an example of steps in forming preferred resistors, e.g., 100 in FIGS. 1A-C on chip sites of a typical UTSOI wafer.
- Resistors formed according to the present invention may be formed in any suitable technology.
- the resistors 100 are formed coincident with forming circuit devices (not shown) in the surface silicon layer 106 , with appropriate device formation steps being carried out at each of, or between, the resistor definition steps.
- preferred resistors may be completely defined and formed prior to, or subsequent to defining and forming circuit devices in the surface silicon layer 106 .
- Resistor formation begins with a semiconductor wafer in step 130 , preferably a UTSOI wafer.
- resistor locations e.g., 100 in FIGS. 1A-C
- resistor locations 100 are defined using typical STI techniques, i.e., photolithographically patterning shallow trenches in silicon layer 106 to define islands 110 , and then, forming insulator 108 ′ in the shallow trenches.
- resistor location 100 definition may be coincident with normal shallow trench definition for device isolation, for example.
- buried wells 112 may be formed at resistor locations, e.g., implanting dopant through the islands 110 and into the substrate 104 and diffusing to form the buried wells 112 .
- N-type or P-type wells are formed depending upon, and opposite from, the selected substrate 104 and dopant type, to form an isolating junction with the substrate.
- the buried well may be a multi-well defined in the substrate 104 .
- Resistive trench formation begins in step 136 , by opening deep trenches 114 through the islands 110 , underlying insulator 108 and into substrate 104 , or if included, the buried wells 112 .
- deep trenches 114 are formed in the resistor locations 100 , extending into the buried well 112 , preferably, 0.1-1.0 ⁇ m, depending upon desired resistance.
- a dopant of a type opposite that of the substrate 104 is implanted into trench sidewalls 116 , represented by arrows 124 in FIG. 1B .
- the deep trench mask (not shown) serves as the dopant mask.
- the dopant mask is removed.
- a typical wafer anneal out-diffuses implanted dopant from the sidewalls 116 with resistive pillars 118 forming between pairs of trenches 114 may be done coincidentally with step 136 , with the buried wells 112 being formed as the trench sidewalls 116 are doped and diffused.
- Trench sidewalls 116 are heavily doped with the same type dopant as the doped well (e.g., to a dopant concentration of 10 15 -10 21 cm ⁇ 3 ), such that the sidewalls 116 are resistive. Thereafter, in a typical dopant diffusion step (e.g., with source/drain diffusion), dopant is diffused into the sidewalls 116 and especially into the pillar 118 between the trenches 114 . Preferably, the dopant outdiffuses from the sidewalls 116 to merge between trenches 114 with pillars 118 being resistive.
- a typical dopant diffusion step e.g., with source/drain diffusion
- dopant is diffused into the sidewalls 116 and especially into the pillar 118 between the trenches 114 .
- the dopant outdiffuses from the sidewalls 116 to merge between trenches 114 with pillars 118 being resistive.
- step 138 the trenches 114 are filled with a dielectric 114 , e.g., filling with TetraEthOxySilane (TEOS) or any other suitable dielectric, using Plasma Enhanced Chemical Vapor Deposition (PECVD), for example. Then, excess fill material may be removed by planarizing the wafer to the ultra-thin surface layer 106 , e.g., using chemical-mechanical (chem-mech) polishing. Once the ultra-thin surface layer 106 has been re-exposed, devices are formed on neighboring chip islands, using typical device formation steps.
- a dielectric 114 e.g., filling with TetraEthOxySilane (TEOS) or any other suitable dielectric, using Plasma Enhanced Chemical Vapor Deposition (PECVD), for example.
- PECVD Plasma Enhanced Chemical Vapor Deposition
- excess fill material may be removed by planarizing the wafer to the ultra-thin surface layer 106 , e.g., using chemical-
- the surface dielectric 122 represents one or more dielectric layers that separate subsequently formed wiring layers (not shown) that are formed on the wafer surface over the newly formed devices and resistors.
- resistor contacts 120 are formed for subsequently formed wiring layers using typical contact formation steps. So, for example, contacts 120 may be formed by masking the wafer, photolithographically and directionally etching contact openings to the substrate 104 or optional buried well 112 , using an etchant that is non-selective to the surface dielectric 122 , ultra-thin silicon island 110 and BOX layer 108 . Alternately, separate selective etches may be used to etch each of the contact openings through each of the layers 122 , 110 and 108 .
- Resistors 100 may be used, for example, as gain resistors in an operational amplifier for on-chip analog amplification in UTSOI.
- FIG. 3 shows a multi-pillar 118 example resistor 100 ′, substantially similar to the example of FIGS. 1A-C with like elements labeled identically.
- 3 identical pillars 118 are connected in parallel by local wires 126 and connected to other circuit elements by wires 128 .
- resistor examples are shown herein formed with 1 and 3 pillars 118 , this is for example only and not intended as a limitation.
- the number of pillars 118 is selected for the desired resistance with respect to the per unit length of a pillar and the desired size of the resistor.
- resistor resistance can be selected by extending trench length for longer pillars 118 for higher resistance or by providing parallel pillars for less.
- FIGS. 4A-B show multi-well examples of preferred embodiment UTSOI resistors formed in a layered multi-well, substantially similar to the UTSOI resistor 100 of FIGS. 1A-C with like features labeled identically.
- the multi-layered wells In the UTSOI resistor 150 example of FIG. 4A a pair of wells 152 and 112 ′ are formed in step 134 with appropriate well type selection, i.e., N-type diffusion in a P-well in an N-type substrate or P-type diffusion in a N-well in a P-type substrate.
- 4B is formed with an additional pair of alternating dopant type wells 152 , 154 , formed in step 134 , again with appropriate well type selection.
- the additional wells, 152 or 152 , 154 are implanted and diffused prior to implanting the resistor well 112 ′, 112 ′′.
- the additional well junctions form a series of back-to-back diode junctions, e.g., 104 - 152 and 152 - 112 ′; or 104 - 154 , 154 - 152 and 152 - 112 ′′.
- the multiple well structures 150 ′, 150 ′′ may be formed by spacing implant dopant peaks for each well, 152 , 154 , 112 ′/ 112 ′′.
- the resistor well 112 ′ or 112 ′′ is separated from the substrate 104 by the additional wells 152 , 154 , e.g., to better isolate the particular resistor well 112 ′ or 112 ′′ from noise originating at other resistors.
- FIG. 5 shows another example of a preferred embodiment UTSOI resistor 160 with the pillar 118 ′ isolated by an embedded dielectric layer 162 in the single well 112 , substantially similar to the UTSOI resistor 100 of FIG. 1 with like features labeled identically. So, for further isolation in this example, the pillar 118 ′ is partially isolated from the buried well 112 by the embedded dielectric layer 162 .
- the embedded dielectric layer 162 may be formed by high-dose implanting oxygen into the substrate 104 and annealing the wafer before forming the wells 112 in step 134 .
- this embodiment selectively has application in SIMOX-SOI technologies, for example.
- an underlying isolation structure also may be formed with multiple well UTSOI resistor, e.g., 150 , 150 ′.
- FIGS. 6A-B show variations on yet another example of a preferred embodiment UTSOI resistor 170 , 170 ′ with a single well 112 , in this example, formed substantially identically to the UTSOI resistor 100 of FIG. 1 and further isolated by an underlying dielectric layer 172 and with like features labeled identically.
- the underlying dielectric layer 172 is formed after forming resistive trenches in step 136 and before filling the trenches in step 138 . So, after doping the trench sidewalls 116 and with the dopant implant mask still present, thermal oxide is grown in the trenches, and the thermal oxide is isotropically etched.
- Isotropically etching removes the thermal oxide from the horizontal, bottom surface of the trenches 114 , while oxide remains on the vertical sidewalls 116 . Then, using a selective etchant suitable for etching silicon, the exposed trench floors are etched, undercutting the resistor pillars 118 ′′ until a cavern is formed beneath the pillars 118 ′′. The cavern is filled with dielectric as the trenches 114 are filled in step 138 to form the underlying dielectric layer 172 , e.g., using thermal oxidation or depositing oxide in a suitable chemical vapor deposition.
- deep trenches 174 are formed around the perimeter of the UTSOI resistor 170 ′ for additional isolation.
- Outboard deep trenches 174 are formed, preferably, subsequent to filling trenches in step 130 .
- outboard deep trenches 174 are formed with trenches 114 , e.g., using a block out mask when trenches 114 are doped, to avoid doping sidewalls of the outboard deep trenches 174 .
- outboard trenches 174 may be included with the above embodiments of FIGS. 1A-C , 4 A-B and 5 for additional resistor isolation.
- an underlying isolation structure also may be formed with a multi-well UTSOI resistor, e.g., 150 , 150 ′.
- preferred embodiment discrete resistor are easily and seamlessly integrated in FET ICs and, in particular in UTSOI CMOS ICs. Further, resistance is easily selected and controlled in any state of the art SOI or UTSOI CMOS technology.
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A semiconductor resistor, method of making the resistor and method of making an IC including resistors. Buried wells are formed in the silicon substrate of a silicon on insulator (SOI) wafer. At least one trench is formed in the buried wells. Resistors are formed along the sidewalls of the trench and, where multiple trenches form pillars, in the pillars between the trenches by doping the sidewalls with an angled implant. Resistor contacts are formed to the buried well at opposite ends of the trenches and pillars, if any.
Description
- The present application is a divisional of allowed U.S. application Ser. No. 10/712,925 and related to U.S. application Ser. No. 11/161,911 (Attorney Docket No. BUR920040278US1) entitled “DISCRETE ON-CHIP SOI RESISTORS” to Edward J. Nowak et al., filed Aug. 22, 2005, and assigned to the assignee of the present invention.
- 1. Field of the Invention
- The present invention is related to on-chip resistors for Integrated Circuit (IC) chips and more particularly to on-chip discrete resistors in Ultra-Thin SOI (UTSOI) ICs.
- 2. Background Description
- Integrated Circuits (ICs) are commonly made in the well-known complementary insulated gate Field Effect Transistor (FET) technology known as CMOS. Typical high performance ICs include CMOS devices (FETs) formed in a number of stacked layers (e.g., wiring, via, gate and gate dielectric) on a surface semiconductor (silicon) layer of a Silicon On Insulator (SOI) chip or wafer. CMOS technology and chip manufacturing advances have resulted in a steady decrease of chip feature size to increase on-chip circuit switching frequency (circuit performance) and the number of transistors (circuit density). In what is typically referred to as scaling, device or FET features are reduced to shrink corresponding device minimum dimensions, including both horizontal dimensions (e.g., minimum channel length) and vertical dimensions, e.g., channel layer depth, gate dielectric thickness, junction depths and etc. Shrinking device size increases device density and improves circuit performance (both from increased device drive capability and decreased capacitive load). Scaling also entails thinning the surface device layer to control device threshold roll off. Especially in Ultra-Thin SOI (UTSOI), thinning the surface device layer has resulted in devices with fully-depleted bodies (i.e., in what is known as Fully-Depleted SOI or FD-SOI). Scaled FD-SOI devices can have substantially higher series resistance, as well as substantially higher capacitance in some aspects.
- Frequently, a circuit requires a fixed resistance. Doped semiconductor, typically, has a relatively well-defined sheet resistance (ρ). The sheet resistance of a particular layer is given as a number of ohms per square (Ω/) that depends upon dopant concentration and layer depth. So, normally, CMOS resistors are formed by defining doped region in a chip surface or surface layer, e.g., a doped rectangle in the silicon surface layer of a SOI chip with contacts at opposite ends. The resistance for such a resistor can be determined by dividing the distance between the contacts (length) by the other rectangle dimension (width) to arrive at the number of squares and multiplying that number by the sheet resistance. Unfortunately, with the thinner layers in UTSOI, sheet resistance varies with electrical field in doped semiconductors, whether doped polysilicon or doped surface layer.
- While for thicker surface layers this variation had been neglectable, UTSOI surface layers may be so thin and the sheet resistance may be so high, that a voltage on an adjacent conducting layer fully depletes the surface layer shape intended to act as resistor. Thus, although a doped silicon structure may be a planar resistor by design, it may be voltage varying or naturally free of mobile charge due to low dopant charge and surrounding built-in fields. This is because the front or top gate workfunction (from overlying structures) and the back gate (substrate) workfunction, the thinness of the channel, and the dopant limits on the thin resistor body channel, may combine to fully deplete the channel (resistor body under the gate) of mobile charge. So, the workfunction of adjacent structures to a planar resistor creates electric fields such that the planar resistor is fully-depleted even under normal bias conditions and, therefore, very high resistance.
- Consequently, depending upon placement with other circuit shapes such a doped silicon shape may have a time varying (and unpredictable) resistance and under some circumstances (e.g., a doped silicon surface layer shape that is biased by adjacent bulk silicon), be so high as to act as an open circuit. Moreover, the above mentioned combination of dopant solid solubility limits and low volume may result in unusably high resistance even in moderately to highly doped regions of the UTSOI surface layer.
- Thus, there is a need for well behaved on-chip resistors in UTSOI with well-defined resistance that is not voltage or time varying.
- It is a purpose of the invention to reduce voltage sensitivity for on-chip resistors;
- It is another purpose of the invention to reduce voltage sensitivity for discrete on-chip resistors in UTSOI CMOS circuits;
- It is yet another purpose of the invention to produce discrete on-chip resistors in UTSOI CMOS circuits that are substantially voltage insensitive and immune to the effects of full depletion.
- The present invention relates to a semiconductor resistor, method of making the resistor and method of making an IC including resistors. Buried wells are formed in the silicon substrate of a silicon on insulator (SOI) wafer. At least one trench is formed in the buried wells. Resistors are formed along the sidewalls of the trench and, where multiple trenches form pillars, in the pillars between the trenches by doping the sidewalls with an angled implant. Resistor contacts are formed to the buried well at opposite ends of the trenches and pillars, if any.
- The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
-
FIGS. 1A-C show a first example of a discrete resistor in Ultra-Thin semiconductor (e.g., Silicon) On Insulator (UTSOI) according to a preferred embodiment of the present invention; -
FIG. 2 shows an example of steps in forming preferred resistors; -
FIG. 3 shows a multi-pillar example resistor; -
FIGS. 4A-B show multi-well examples of a second preferred embodiment UTSOI resistors formed in a layered multi-well; -
FIG. 5 shows another example of a preferred embodiment UTSOI resistor with a single well isolated by an embedded dielectric layer; -
FIGS. 6A-B show variations on yet another example of a preferred embodiment UTSOI resistor with a single well. - Turning now to the drawings and, more particularly,
FIGS. 1A-C show a first example of adiscrete resistor 100 in Ultra-Thin semiconductor (e.g., Silicon) On Insulator (UTSOI), according to a preferred embodiment of the present invention.FIG. 1A shows a plan view,FIG. 1B shows a cross sectional view through B-B, andFIG. 1C shows a cross sectional view through C-C. In particular, thepreferred resistor 100 is formed through the surface of aUTSOI wafer 102 that includes a bulk silicon layer orsilicon substrate 104 andultra-thin surface layer 106 separated by adielectric layer 108, a buried oxide (BOX) layer in this example. Anisland 110 defined in theultra-thin surface layer 106 defines the location of eachresistor 100.Islands 110 may be defined, for example, etching trenches through theultra-thin surface layer 106 for shallow trench isolation (STI) and filling the shallow trenches withinsulating material 108′, e.g., oxide. Also, eachisland 110 may define an optional buried well 112 immediately below theisland 110 in thesubstrate 104, e.g., a buried N-well 112 in a P-dopedsubstrate 104. Each optional buried well 112 serves to further isolate theresistor 100 from surrounding structures, e.g.,other resistors 100 in the same Integrated Circuit (IC) chip. Preferably, however, one ormore orifices 114, 2 deep trenches in this example, extend through the ultra-thinsilicon surface layer 106,dielectric layer 108 and into the buried well 112. Preferably, however, theresistors 100 are formed without the buriedwells 112 and thetrenches 114 are formed into thesubstrate 104. Trenchsidewalls 116 are heavily doped opposite that of thesubstrate 104, such that thesidewalls 116 are resistive withresistive pillars 118 forming betweenadjacent trenches 114. Since the trench sidewalls 116 are resistive, the doped surface (i.e., trench sidewalls 116) far exceeds thetrench surface area 114, e.g., in the plan view ofFIG. 1A .Resistor contacts 120 at either end of thepillar 118 extend through the ultra-thinsilicon surface layer 106 anddielectric layer 108 to the buried well 112. For a singlesuch trench 114, the number of squares may be approximated by dividing the resistor length (the distance between the contacts 120) by the width, i.e., the width of the trench plus twice its depth.Resistor 100 is isolated from other structures (not shown) by asurface dielectric layer 122. Chip wiring connections toresistor contacts 120 connect resistors to other chip circuit elements, e.g., FETs and capacitors, also not shown. -
FIG. 2 shows an example of steps in forming preferred resistors, e.g., 100 inFIGS. 1A-C on chip sites of a typical UTSOI wafer. Although shown herein for UTSOI, this is for example only. Resistors formed according to the present invention may be formed in any suitable technology. Preferably, theresistors 100 are formed coincident with forming circuit devices (not shown) in thesurface silicon layer 106, with appropriate device formation steps being carried out at each of, or between, the resistor definition steps. However, preferred resistors may be completely defined and formed prior to, or subsequent to defining and forming circuit devices in thesurface silicon layer 106. Resistor formation begins with a semiconductor wafer instep 130, preferably a UTSOI wafer. Then, the surface of the wafer is masked instep 132 to define resistor locations (e.g., 100 inFIGS. 1A-C ) and, optionally, active device areas. Preferably,resistor locations 100 are defined using typical STI techniques, i.e., photolithographically patterning shallow trenches insilicon layer 106 to defineislands 110, and then, forminginsulator 108′ in the shallow trenches. Thus,resistor location 100 definition may be coincident with normal shallow trench definition for device isolation, for example. - Optionally, in
step 134 buriedwells 112 may be formed at resistor locations, e.g., implanting dopant through theislands 110 and into thesubstrate 104 and diffusing to form the buriedwells 112. N-type or P-type wells are formed depending upon, and opposite from, the selectedsubstrate 104 and dopant type, to form an isolating junction with the substrate. Also, in one preferred embodiment as set forth hereinbelow, the buried well may be a multi-well defined in thesubstrate 104. Resistive trench formation begins instep 136, by openingdeep trenches 114 through theislands 110,underlying insulator 108 and intosubstrate 104, or if included, the buriedwells 112. So, for example,deep trenches 114 are formed in theresistor locations 100, extending into the buried well 112, preferably, 0.1-1.0 μm, depending upon desired resistance. Next, using an angled implant a dopant of a type opposite that of thesubstrate 104 is implanted intotrench sidewalls 116, represented byarrows 124 inFIG. 1B . Preferably, the deep trench mask (not shown) serves as the dopant mask. After doping thetrench sidewalls 116, the dopant mask is removed. Then, a typical wafer anneal out-diffuses implanted dopant from thesidewalls 116 withresistive pillars 118 forming between pairs oftrenches 114. Alternately,optional step 134 of forming buriedwells 112 may be done coincidentally withstep 136, with the buriedwells 112 being formed as the trench sidewalls 116 are doped and diffused. - Trench
sidewalls 116 are heavily doped with the same type dopant as the doped well (e.g., to a dopant concentration of 1015-1021 cm−3), such that thesidewalls 116 are resistive. Thereafter, in a typical dopant diffusion step (e.g., with source/drain diffusion), dopant is diffused into thesidewalls 116 and especially into thepillar 118 between thetrenches 114. Preferably, the dopant outdiffuses from thesidewalls 116 to merge betweentrenches 114 withpillars 118 being resistive. - Next, in
step 138 thetrenches 114 are filled with a dielectric 114, e.g., filling with TetraEthOxySilane (TEOS) or any other suitable dielectric, using Plasma Enhanced Chemical Vapor Deposition (PECVD), for example. Then, excess fill material may be removed by planarizing the wafer to theultra-thin surface layer 106, e.g., using chemical-mechanical (chem-mech) polishing. Once theultra-thin surface layer 106 has been re-exposed, devices are formed on neighboring chip islands, using typical device formation steps. Thesurface dielectric 122 represents one or more dielectric layers that separate subsequently formed wiring layers (not shown) that are formed on the wafer surface over the newly formed devices and resistors. Instep 140resistor contacts 120 are formed for subsequently formed wiring layers using typical contact formation steps. So, for example,contacts 120 may be formed by masking the wafer, photolithographically and directionally etching contact openings to thesubstrate 104 or optional buried well 112, using an etchant that is non-selective to thesurface dielectric 122,ultra-thin silicon island 110 andBOX layer 108. Alternately, separate selective etches may be used to etch each of the contact openings through each of thelayers substrate 104, the openings are filled with suitable contact material, e.g. metal, and surface contact material is cleared away, e.g., using a chem-mech polish. Thereafter, instep 142, chip formation proceeds normally, connecting devices and resistors into circuits and creating off chip terminals.Resistors 100 may be used, for example, as gain resistors in an operational amplifier for on-chip analog amplification in UTSOI. -
FIG. 3 shows a multi-pillar 118example resistor 100′, substantially similar to the example ofFIGS. 1A-C with like elements labeled identically. In this example, 3identical pillars 118 are connected in parallel bylocal wires 126 and connected to other circuit elements bywires 128. It should be noted that, although resistor examples are shown herein formed with 1 and 3pillars 118, this is for example only and not intended as a limitation. The number ofpillars 118 is selected for the desired resistance with respect to the per unit length of a pillar and the desired size of the resistor. Thus resistor resistance can be selected by extending trench length forlonger pillars 118 for higher resistance or by providing parallel pillars for less. -
FIGS. 4A-B show multi-well examples of preferred embodiment UTSOI resistors formed in a layered multi-well, substantially similar to theUTSOI resistor 100 ofFIGS. 1A-C with like features labeled identically. The multi-layered wells In theUTSOI resistor 150 example ofFIG. 4A , a pair ofwells step 134 with appropriate well type selection, i.e., N-type diffusion in a P-well in an N-type substrate or P-type diffusion in a N-well in a P-type substrate. TheUTSOI resistor 150′ example ofFIG. 4B is formed with an additional pair of alternatingdopant type wells step 134, again with appropriate well type selection. The additional wells, 152 or 152, 154 are implanted and diffused prior to implanting the resistor well 112′, 112″. For these multi-well examples, however, the additional well junctions form a series of back-to-back diode junctions, e.g., 104-152 and 152-112′; or 104-154, 154-152 and 152-112″. The multiplewell structures 150′, 150″ may be formed by spacing implant dopant peaks for each well, 152, 154, 112′/112″. The resistor well 112′ or 112″ is separated from thesubstrate 104 by theadditional wells -
FIG. 5 shows another example of a preferredembodiment UTSOI resistor 160 with thepillar 118′ isolated by an embeddeddielectric layer 162 in thesingle well 112, substantially similar to theUTSOI resistor 100 ofFIG. 1 with like features labeled identically. So, for further isolation in this example, thepillar 118′ is partially isolated from the buried well 112 by the embeddeddielectric layer 162. The embeddeddielectric layer 162 may be formed by high-dose implanting oxygen into thesubstrate 104 and annealing the wafer before forming thewells 112 instep 134. Thus, this embodiment selectively has application in SIMOX-SOI technologies, for example. Further, although shown here for a singlewell UTSOI resistor 160, an underlying isolation structure also may be formed with multiple well UTSOI resistor, e.g., 150, 150′. -
FIGS. 6A-B show variations on yet another example of a preferredembodiment UTSOI resistor single well 112, in this example, formed substantially identically to theUTSOI resistor 100 ofFIG. 1 and further isolated by anunderlying dielectric layer 172 and with like features labeled identically. In particular, the underlyingdielectric layer 172 is formed after forming resistive trenches instep 136 and before filling the trenches instep 138. So, after doping thetrench sidewalls 116 and with the dopant implant mask still present, thermal oxide is grown in the trenches, and the thermal oxide is isotropically etched. Isotropically etching removes the thermal oxide from the horizontal, bottom surface of thetrenches 114, while oxide remains on thevertical sidewalls 116. Then, using a selective etchant suitable for etching silicon, the exposed trench floors are etched, undercutting theresistor pillars 118″ until a cavern is formed beneath thepillars 118″. The cavern is filled with dielectric as thetrenches 114 are filled instep 138 to form theunderlying dielectric layer 172, e.g., using thermal oxidation or depositing oxide in a suitable chemical vapor deposition. - In the example of
FIG. 6B ,deep trenches 174 are formed around the perimeter of theUTSOI resistor 170′ for additional isolation. Outboarddeep trenches 174 are formed, preferably, subsequent to filling trenches instep 130. Alternately, outboarddeep trenches 174 are formed withtrenches 114, e.g., using a block out mask whentrenches 114 are doped, to avoid doping sidewalls of the outboarddeep trenches 174. Also,outboard trenches 174 may be included with the above embodiments ofFIGS. 1A-C , 4A-B and 5 for additional resistor isolation. Further, although shown here for a singlewell UTSOI resistor 160, an underlying isolation structure also may be formed with a multi-well UTSOI resistor, e.g., 150, 150′. - Advantageously, preferred embodiment discrete resistor are easily and seamlessly integrated in FET ICs and, in particular in UTSOI CMOS ICs. Further, resistance is easily selected and controlled in any state of the art SOI or UTSOI CMOS technology.
- While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims. It is intended that all such variations and modifications fall within the scope of the appended claims. Examples and drawings are, accordingly, to be regarded as illustrative rather than restrictive.
Claims (18)
1. An integrated circuit (IC) chip including at least one semiconductor resistor, said IC chip comprising:
a semiconductor body of a first conductive type;
a well of a second conductive type in a surface of said semiconductor body;
at least two trenches in said surface of said well, said at least two trenches being filled with dielectric;
a resistive pillar between each pair of trenches; and
a contact at either end of said resistive pillar.
2. A (IC) chip as in claim 1 , wherein said semiconductor body is a silicon substrate of a silicon on insulator (SOI) wafer and said well is a buried well in said silicon substrate beneath a silicon island in a silicon surface layer of said SOI wafer.
3. A (IC) chip as in claim 2 , wherein said at least two trenches extend through said silicon island and an oxide layer beneath said silicon island and 0.1-1.0 μm into said buried well.
4. A (IC) chip as in claim 2 , wherein said buried well is a layered well.
5. A (IC) chip as in claim 1 , further comprising:
a dielectric material layer beneath each said resistive pillar.
6. A (IC) chip as in claim 2 , wherein said substrate is P-type silicon, said well is N-type and said sidewall resistor comprises a N-type dopant layer in said each sidewall.
7. A (IC) chip as in claim 1 , further comprising dielectric material filling each of said at least two trenches to an upper surface of said silicon island.
8. A (IC) chip as in claim 1 , further comprising:
an outboard isolation trench around the perimeter of one or more at least one semiconductor resistor.
9. A (IC) chip as in claim 8 , further wherein said outboard isolation trench is at the perimeter of said well.
10. A (IC) chip as in claim 1 , wherein said at least two trenches comprises three or more trenches forming parallel resistive pillars.
11. A CMOS silicon on insulator (SOI) integrated circuit (IC) chip including at least one semiconductor resistor, said IC chip comprising:
a silicon surface layer on an oxide layer, said oxide layer on a silicon substrate of a first conduction type;
a buried well of a second conduction type in a surface of said silicon substrate, said buried well being beneath a silicon island in said silicon surface layer;
at least two trenches in said silicon island and said buried well, said at least two trenches being filled with dielectric to an upper surface of said silicon island;
a resistive pillar of said second conduction type in said buried well between each pair of trenches; and
a contact at either end of said resistive pillar.
12. A (IC) chip as in claim 11 , wherein said at least two trenches extend 0.1-1.0 μm into said buried well.
13. A (IC) chip as in claim 11 , wherein said buried well is a layered well.
14. A (IC) chip as in claim 11 , further comprising:
a dielectric material layer beneath each said resistive pillar.
15. A (IC) chip as in claim 11 , wherein said substrate is P-type silicon, said well is N-type and said sidewall resistor comprises a N-type dopant layer in said each sidewall.
16. A (IC) chip as in claim 11 , further comprising:
an outboard isolation trench around the perimeter of one or more at least one semiconductor resistor.
17. A (IC) chip as in claim 16 , further wherein said outboard isolation trench is at the perimeter of said well.
18. A (IC) chip as in claim 11 , wherein at least one semiconductor resistor comprises a plurality of silicon resistors, and in at least one of said plurality of silicon resistors said at least two trenches comprises three or more trenches forming parallel resistive pillars.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/053,658 US20080169507A1 (en) | 2005-08-22 | 2008-03-24 | Discrete on-chip soi resistors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/161,911 US7375000B2 (en) | 2005-08-22 | 2005-08-22 | Discrete on-chip SOI resistors |
US12/053,658 US20080169507A1 (en) | 2005-08-22 | 2008-03-24 | Discrete on-chip soi resistors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/161,911 Division US7375000B2 (en) | 2005-08-22 | 2005-08-22 | Discrete on-chip SOI resistors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080169507A1 true US20080169507A1 (en) | 2008-07-17 |
Family
ID=37766669
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/161,911 Expired - Fee Related US7375000B2 (en) | 2005-08-22 | 2005-08-22 | Discrete on-chip SOI resistors |
US12/053,658 Abandoned US20080169507A1 (en) | 2005-08-22 | 2008-03-24 | Discrete on-chip soi resistors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/161,911 Expired - Fee Related US7375000B2 (en) | 2005-08-22 | 2005-08-22 | Discrete on-chip SOI resistors |
Country Status (1)
Country | Link |
---|---|
US (2) | US7375000B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080278213A1 (en) * | 2006-05-10 | 2008-11-13 | International Rectifier Corporation | High ohmic integrated resistor with improved linearity |
WO2010139034A2 (en) | 2009-06-05 | 2010-12-09 | Amg Technology Ltd. | Method of fabricating mems devices with electrical components in their sidewalls |
US20140131802A1 (en) * | 2011-10-03 | 2014-05-15 | International Business Machines Corporation | Structure and Method to Form Passive Devices in ETSOI Process Flow |
US10985244B2 (en) * | 2019-06-25 | 2021-04-20 | Globalfoundries U.S. Inc. | N-well resistor |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7084483B2 (en) * | 2004-05-25 | 2006-08-01 | International Business Machines Corporation | Trench type buried on-chip precision programmable resistor |
GB2433649B (en) * | 2005-12-22 | 2011-01-19 | Cambridge Semiconductor Ltd | Semiconductor-on-insulator structures |
EP2286442B1 (en) * | 2008-05-13 | 2016-07-27 | Ipdia | Method of fabrication of low value resistors in a semiconductor material |
US7998815B2 (en) * | 2008-08-15 | 2011-08-16 | Qualcomm Incorporated | Shallow trench isolation |
US20100259315A1 (en) * | 2009-04-08 | 2010-10-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit and Methods for Temperature Insensitive Current Reference |
US8071457B2 (en) | 2010-01-07 | 2011-12-06 | Globalfoundries Inc. | Low capacitance precision resistor |
US8956938B2 (en) | 2012-05-16 | 2015-02-17 | International Business Machines Corporation | Epitaxial semiconductor resistor with semiconductor structures on same substrate |
US8987073B2 (en) | 2012-07-11 | 2015-03-24 | International Business Machines Corporation | Self-protected metal-oxide-semiconductor field-effect transistor |
WO2015042049A1 (en) | 2013-09-17 | 2015-03-26 | Wave Semiconductor, Inc. | Multi-threshold circuitry based on silicon-on-insulator technology |
US8921199B1 (en) | 2013-09-20 | 2014-12-30 | International Business Machines Corporation | Precision IC resistor fabrication |
CN104749511B (en) * | 2013-12-31 | 2017-10-24 | 上海华虹宏力半导体制造有限公司 | The description method of trap resistance |
US9337088B2 (en) | 2014-06-12 | 2016-05-10 | International Business Machines Corporation | MOL resistor with metal grid heat shield |
US9773808B2 (en) | 2015-05-06 | 2017-09-26 | Honeywell International Inc. | Compact self-aligned implantation transistor edge resistor for SRAM SEU mitigation |
US10170464B2 (en) | 2015-06-05 | 2019-01-01 | International Business Machines Corporation | Compound semiconductor devices having buried resistors formed in buffer layer |
US9824967B1 (en) | 2016-07-28 | 2017-11-21 | International Business Machines Corporation | Semiconductor resistor structures embedded in a middle-of-the-line (MOL) dielectric |
FR3063415A1 (en) | 2017-02-28 | 2018-08-31 | Stmicroelectronics (Crolles 2) Sas | INTEGRATED CIRCUIT WITH IMPROVED RESISTIVE REGION |
JP7658827B2 (en) * | 2021-07-26 | 2025-04-08 | 三菱電機株式会社 | Semiconductor device and its manufacturing method |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4637125A (en) * | 1983-09-22 | 1987-01-20 | Kabushiki Kaisha Toshiba | Method for making a semiconductor integrated device including bipolar transistor and CMOS transistor |
US5864162A (en) * | 1993-07-12 | 1999-01-26 | Peregrine Seimconductor Corporation | Apparatus and method of making a self-aligned integrated resistor load on ultrathin silicon on sapphire |
US5883566A (en) * | 1997-02-24 | 1999-03-16 | International Business Machines Corporation | Noise-isolated buried resistor |
US6074899A (en) * | 1997-04-04 | 2000-06-13 | International Business Machines Corporation | 3-D CMOS-on-SOI ESD structure and method |
US6100153A (en) * | 1998-01-20 | 2000-08-08 | International Business Machines Corporation | Reliable diffusion resistor and diffusion capacitor |
US6124615A (en) * | 1998-05-04 | 2000-09-26 | United Microelectronics Corp. | Stacked semiconductor structure for high integration of an integrated circuit with junction devices |
US20020089004A1 (en) * | 2000-08-28 | 2002-07-11 | Rhodes Howard E. | Multi-trench region for accumulation of photo-generated charge in a CMOS imager |
US20030052386A1 (en) * | 2001-09-20 | 2003-03-20 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with resistor layer having heat radiation path to semiconductor substrate |
US20030201514A1 (en) * | 2002-04-17 | 2003-10-30 | International Business Machines Corporation | MOS antifuse with low post-program resistance |
US20030209780A1 (en) * | 2001-05-18 | 2003-11-13 | Sun Microsystems, Inc. | Device including a resistive path to introduce an equivalent RC circuit |
US20030234438A1 (en) * | 2002-06-24 | 2003-12-25 | Motorola, Inc. | Integrated circuit structure for mixed-signal RF applications and circuits |
US20040063274A1 (en) * | 2002-09-30 | 2004-04-01 | Sharp Laboratories Of America, Inc. | Method of fabricating self-aligned cross-point memory array |
US20040065925A1 (en) * | 2002-10-02 | 2004-04-08 | Arup Bhattacharyya | Semiconductor constructions comprising three-dimensional thin film transistor devices and resistors; and processes of forming stacked resistor constructions |
US6720621B1 (en) * | 1999-11-12 | 2004-04-13 | Sharp Kabushiki Kaisha | SOI semiconductor device with resistor body |
US20040070050A1 (en) * | 2002-10-10 | 2004-04-15 | Taiwan Semiconductor Manufacturing Company | Structures of vertical resistors and FETs as controlled by electrical field penetration and a band-gap voltage reference using vertical FETs operating in accumulation through the field penetration effect |
US20040084750A1 (en) * | 2000-08-01 | 2004-05-06 | Ahn Kie Y. | Low loss high Q inductor |
US20040132234A1 (en) * | 1999-10-05 | 2004-07-08 | Samsung Electronics Co., Ltd. | Semiconductor device having silicon on insulator and fabricating method therefor |
US20040256697A1 (en) * | 2003-06-03 | 2004-12-23 | Wen-Yueh Jang | [resistance random access memory and method for fabricating the same] |
US20060043455A1 (en) * | 2004-09-01 | 2006-03-02 | Shubneesh Batra | Multiple-depth STI trenches in integrated circuit fabrication |
US20060102982A1 (en) * | 2004-11-12 | 2006-05-18 | International Business Machines Corporation | Antifuse structure having an integrated heating element |
US20060118908A1 (en) * | 2004-12-06 | 2006-06-08 | Erickson Sean C | Reduced capacitance resistors |
US7235468B1 (en) * | 2004-08-20 | 2007-06-26 | Micron Technology, Inc. | FinFET device with reduced DIBL |
-
2005
- 2005-08-22 US US11/161,911 patent/US7375000B2/en not_active Expired - Fee Related
-
2008
- 2008-03-24 US US12/053,658 patent/US20080169507A1/en not_active Abandoned
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4637125A (en) * | 1983-09-22 | 1987-01-20 | Kabushiki Kaisha Toshiba | Method for making a semiconductor integrated device including bipolar transistor and CMOS transistor |
US5864162A (en) * | 1993-07-12 | 1999-01-26 | Peregrine Seimconductor Corporation | Apparatus and method of making a self-aligned integrated resistor load on ultrathin silicon on sapphire |
US5883566A (en) * | 1997-02-24 | 1999-03-16 | International Business Machines Corporation | Noise-isolated buried resistor |
US6074899A (en) * | 1997-04-04 | 2000-06-13 | International Business Machines Corporation | 3-D CMOS-on-SOI ESD structure and method |
US6100153A (en) * | 1998-01-20 | 2000-08-08 | International Business Machines Corporation | Reliable diffusion resistor and diffusion capacitor |
US6124615A (en) * | 1998-05-04 | 2000-09-26 | United Microelectronics Corp. | Stacked semiconductor structure for high integration of an integrated circuit with junction devices |
US20040132234A1 (en) * | 1999-10-05 | 2004-07-08 | Samsung Electronics Co., Ltd. | Semiconductor device having silicon on insulator and fabricating method therefor |
US6720621B1 (en) * | 1999-11-12 | 2004-04-13 | Sharp Kabushiki Kaisha | SOI semiconductor device with resistor body |
US20040084750A1 (en) * | 2000-08-01 | 2004-05-06 | Ahn Kie Y. | Low loss high Q inductor |
US20020089004A1 (en) * | 2000-08-28 | 2002-07-11 | Rhodes Howard E. | Multi-trench region for accumulation of photo-generated charge in a CMOS imager |
US20030209780A1 (en) * | 2001-05-18 | 2003-11-13 | Sun Microsystems, Inc. | Device including a resistive path to introduce an equivalent RC circuit |
US20030052386A1 (en) * | 2001-09-20 | 2003-03-20 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with resistor layer having heat radiation path to semiconductor substrate |
US20030201514A1 (en) * | 2002-04-17 | 2003-10-30 | International Business Machines Corporation | MOS antifuse with low post-program resistance |
US20040227209A1 (en) * | 2002-04-17 | 2004-11-18 | Radens Carl J. | MOS antifuse with low post-program resistance |
US20030234438A1 (en) * | 2002-06-24 | 2003-12-25 | Motorola, Inc. | Integrated circuit structure for mixed-signal RF applications and circuits |
US20040063274A1 (en) * | 2002-09-30 | 2004-04-01 | Sharp Laboratories Of America, Inc. | Method of fabricating self-aligned cross-point memory array |
US20040065925A1 (en) * | 2002-10-02 | 2004-04-08 | Arup Bhattacharyya | Semiconductor constructions comprising three-dimensional thin film transistor devices and resistors; and processes of forming stacked resistor constructions |
US20040070050A1 (en) * | 2002-10-10 | 2004-04-15 | Taiwan Semiconductor Manufacturing Company | Structures of vertical resistors and FETs as controlled by electrical field penetration and a band-gap voltage reference using vertical FETs operating in accumulation through the field penetration effect |
US20040256697A1 (en) * | 2003-06-03 | 2004-12-23 | Wen-Yueh Jang | [resistance random access memory and method for fabricating the same] |
US7235468B1 (en) * | 2004-08-20 | 2007-06-26 | Micron Technology, Inc. | FinFET device with reduced DIBL |
US20060043455A1 (en) * | 2004-09-01 | 2006-03-02 | Shubneesh Batra | Multiple-depth STI trenches in integrated circuit fabrication |
US20060102982A1 (en) * | 2004-11-12 | 2006-05-18 | International Business Machines Corporation | Antifuse structure having an integrated heating element |
US20060118908A1 (en) * | 2004-12-06 | 2006-06-08 | Erickson Sean C | Reduced capacitance resistors |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080278213A1 (en) * | 2006-05-10 | 2008-11-13 | International Rectifier Corporation | High ohmic integrated resistor with improved linearity |
US8384157B2 (en) * | 2006-05-10 | 2013-02-26 | International Rectifier Corporation | High ohmic integrated resistor with improved linearity |
WO2010139034A2 (en) | 2009-06-05 | 2010-12-09 | Amg Technology Ltd. | Method of fabricating mems devices with electrical components in their sidewalls |
US20140131802A1 (en) * | 2011-10-03 | 2014-05-15 | International Business Machines Corporation | Structure and Method to Form Passive Devices in ETSOI Process Flow |
US9570466B2 (en) * | 2011-10-03 | 2017-02-14 | Globalfoundries Inc. | Structure and method to form passive devices in ETSOI process flow |
US10985244B2 (en) * | 2019-06-25 | 2021-04-20 | Globalfoundries U.S. Inc. | N-well resistor |
Also Published As
Publication number | Publication date |
---|---|
US20070040236A1 (en) | 2007-02-22 |
US7375000B2 (en) | 2008-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20080169507A1 (en) | Discrete on-chip soi resistors | |
US10461152B2 (en) | Radio frequency switches with air gap structures | |
US5479048A (en) | Integrated circuit chip supported by a handle wafer and provided with means to maintain the handle wafer potential at a desired level | |
US7884440B2 (en) | Semiconductor integrated circuit | |
US5770875A (en) | Large value capacitor for SOI | |
US6013936A (en) | Double silicon-on-insulator device and method therefor | |
US5614750A (en) | Buried layer contact for an integrated circuit structure | |
KR100363554B1 (en) | Soi type semiconductor device and method of forming the same | |
JP5089163B2 (en) | Area-efficient gated diode structure and method of forming the same | |
CN100536138C (en) | Semiconductor integrated circuit | |
US20080035977A1 (en) | Integrated circuit (ic) with high-q on-chip discrete capacitors | |
US6844223B2 (en) | Semiconductor device having silicon on insulator and fabricating method therefor | |
US20040146701A1 (en) | Semiconductor substrate having SOI structure and manufacturing method and semiconductor device thereof | |
US6541822B2 (en) | Method of manufacturing an SOI type semiconductor that can restrain floating body effect | |
US6380589B1 (en) | Semiconductor-on-insulator (SOI) tunneling junction transistor SRAM cell | |
KR101142335B1 (en) | Semiconductor device and method for fabricating the same | |
US20220278209A1 (en) | High voltage field effect transistors with metal-insulator-semiconductor contacts and method of making the same | |
US9761664B1 (en) | Integrated circuits with lateral bipolar transistors and methods for fabricating the same | |
US7525177B2 (en) | Controllable varactor within dummy substrate pattern | |
US12199091B2 (en) | Shallow trench isolation processing with local oxidation of silicon | |
US10236354B2 (en) | Three dimensional monolithic LDMOS transistor | |
US7067890B2 (en) | Thick oxide region in a semiconductor device | |
US8008729B2 (en) | Integrated circuit with a contact structure including a portion arranged in a cavity of a semiconductor structure | |
US6140193A (en) | Method for forming a high-voltage semiconductor device with trench structure | |
CN119314942A (en) | Deep trench isolation structure and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOWAK, EDWARD J.;WILLIAMS, RICHARD Q.;REEL/FRAME:020689/0433 Effective date: 20050819 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |