+

US20070164313A1 - Gallium nitride high electron mobility transistor structure - Google Patents

Gallium nitride high electron mobility transistor structure Download PDF

Info

Publication number
US20070164313A1
US20070164313A1 US11/693,763 US69376307A US2007164313A1 US 20070164313 A1 US20070164313 A1 US 20070164313A1 US 69376307 A US69376307 A US 69376307A US 2007164313 A1 US2007164313 A1 US 2007164313A1
Authority
US
United States
Prior art keywords
layer
aln
aluminum
flux
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/693,763
Inventor
William Hoke
John Mosca
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Priority to US11/693,763 priority Critical patent/US20070164313A1/en
Assigned to RAYTHEON COMPANY reassignment RAYTHEON COMPANY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOKE, WILLIAM E., MOSCA, JOHN J.
Publication of US20070164313A1 publication Critical patent/US20070164313A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
    • H10D30/4755—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs having wide bandgap charge-carrier supplying layers, e.g. modulation doped HEMTs such as n-AlGaAs/GaAs HEMTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/473—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT
    • H10D30/4732—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT using Group III-V semiconductor material
    • H10D30/4738—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT using Group III-V semiconductor material having multiple donor layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN

Definitions

  • This invention relates generally to gallium nitride (GaN) high electron mobility transistor (HEMT) structures.
  • GaN gallium nitride
  • HEMT high electron mobility transistor
  • FIG. 1 illustrates a typical GaN HEMT structure grown on an insulating SiC substrate.
  • An aluminum nitride (AlN) nucleation layer is first grown on the substrate since gallium nitride, grown directly on SiC will exhibit a significant conductivity spike at the GaN/SiC interface.
  • AlN has a very large bandgap (6.3 eV) which facilitates high resistivity.
  • FIG. 2 shows a doping-thickness plot of a sample which had an AlN nucleation layer with thickness of 1350 ⁇ . The plot exhibits a conductivity spike deep in the material at a depth of 10 4 ⁇ or 1 ⁇ m.
  • the reverse bias leakage current was also measured on this sample using a mercury probe system. As shown in FIG. 3 , the leakage current was significant (20 amperes/cm 2 ) at ⁇ 80 volts.
  • FIG. 4 shows the SIMS (secondary ion mass spectroscopy) profile of the sample of FIG. 1 .
  • the N-type conduction spike is caused by silicon from the SiC substrate which is migrating through the AlN layer and piling up at the AlN/GaN interface.
  • GaN is easily doped by silicon which results in the conductivity.
  • the profile shows silicon from the SiC substrate migrating through the thick AlN layer and piling up at the GaN/AlN interface.
  • the source of the doping (silicon) and mechanism for the rapid dopant migration
  • a structure is provided having a two-step AlN nucleation layer.
  • the silicon concentration in the AlN peaked at greater than 1 ⁇ 10 20 cm ⁇ 3 .
  • the silicon concentration peaked at less than 3 ⁇ 10 18 cm ⁇ 3 .
  • the AlN is substantially free of silicon.
  • AlN material quality may be obtained with the entire AlN layer being conventionally grown by molecular beam epitaxy (MBE) with an Al to reactive nitrogen ratio greater than 1 (aluminum-rich).
  • MBE molecular beam epitaxy
  • an initial AlN layer is grown with an Al to reactive nitrogen ratio less than 1 (nitrogen-rich) so that there is no free aluminum to react with the SiC surface.
  • the Al to reactive nitrogen ratio is increased to greater than 1 (aluminum-rich) for the rest of the layer to improve the material quality.
  • the initial layer can be thin (30-200 ⁇ ) since its function is to cover the SiC surface. By making this layer thin, the roughness associated with growing AlN nitrogen-rich is minimized.
  • the second AlN layer grown Al-rich improves the material quality.
  • a semiconductor structure having a substrate, a first AlN layer having an Al to reactive nitrogen ratio less than 1 disposed on the substrate, and a second AlN layer having an Al to reactive nitrogen ratio greater than 1 disposed on the first AlN layer.
  • the substrate is a compound of silicon and wherein the first AlN layer is substantially free of silicon.
  • a method for forming a semiconductor structure comprises: growing a layer of AlN on a substrate comprising a compound of silicon with the reactive nitrogen flux greater than the aluminum flux; and changing the aluminum and reactive nitrogen fluxes such that the aluminum flux is greater than the reactive nitrogen flux.
  • FIG. 1 is a GaN HEMT structure according to the PRIOR ART
  • FIG. 2 is a doping-depth plot for the PRIOR ART GaN HEMT of FIG. 1 ;
  • FIG. 3 is a Mercury probe I-V leakage measurement of the PRIOR ART GaN HEMT of FIG. 1 ;
  • FIG. 4 is a SIMS depth profile of PRIOR ART GaN HEMT of FIG. 1 ;
  • FIG. 5 is a GaN structure according to the invention.
  • FIG. 6 is a SIMS depth profile of the GaN HEMT structure of FIG. 5 ;
  • FIG. 7A is a doping-depth plot for the GaN HEMT structure of FIG. 5 ;
  • FIG. 7B is a Mercury probe I-V leakage measurement of the GaN HEMT structure of FIG. 5 ;
  • FIG. 8 is a process flow chart of the method used to form the GaN HEMT structure of FIG. 5 .
  • a GaN HEMT structure 10 is shown to prevent buffer conductivity due to silicon migration from a substrate 12 .
  • the substrate 12 is a compound of silicon.
  • the compound is silicon carbide, SiC.
  • the GaN HEMT structure 10 is formed with a two-step AlN layer 14 grown with a significant reduction in silicon migration.
  • the first AlN layer 14 a was 115 ⁇ -thick with an Al to reactive nitrogen ratio of 0.97 on the surface of the substrate 12 .
  • the second layer 14 b was 305 ⁇ -thick with an Al to reactive nitrogen ratio of 1.21 on the first layer 14 a giving a total AlN layer 14 thickness of 420 ⁇ .
  • the SIMS profile for the structure 10 is shown in FIG. 6 . A comparison with FIG.
  • a GaN layer 16 is grown on the second layer 14 b AlN.
  • an Al x Ga 1-x N layer 15 may be grown under the GaN layer 16 .
  • An Al x Ga 1-x N layer 18 is grown on the GaN layer 16 .
  • a cap layer 20 of GaN may be grown on the Al X Ga 1-x N layer.
  • Source (S) and drain (D) electrodes are formed in ohmic contact with the layer 20 if there is a cap and layer 18 if there is no cap and a gate electrode (G) is formed in Schottky contact with layer 20 if there is a cap and layer 18 if there is no cap in any conventional manner after removal from the MBE machine.
  • FIG. 7A Current (I)-voltage (V) i.e., I-V
  • FIG. 7B Current (I)-voltage (V) i.e., I-V
  • N 2 the nitrogen molecule, N 2
  • the process we use is to flow the nitrogen gas through a radio frequency (RF) plasma which excites some of the nitrogen molecules to form reactive nitrogen (a combination of nitrogen atoms and excited nitrogen molecules, N 2 ).
  • RF radio frequency
  • the amount of reactive nitrogen that reacts with aluminum is only approximately 1% of the total nitrogen flow. That is why we have to calibrate the machine. Consequently, there is much more nitrogen flux hitting the substrate than aluminum flux.
  • the flux ratio of interest is the Al to reactive nitrogen ratio, not the Al to nitrogen ratio.
  • Nitrogen-rich growth conditions means that the rate of reactive nitrogen atoms (which can react with aluminum) impinging on the substrate surface is higher than the rate of aluminum atoms hitting the substrate surface. The opposite condition is aluminum-rich.
  • the silicon concentration peaked at less than 3 ⁇ 10 18 cm ⁇ 3 .
  • the AlN is substantially free of silicon
  • the process for forming the structure of FIG. 5 is, referring to FIG. 8 , as follows:
  • Step 800 Calibrate a molecular beam epitaxy (MBE) machine by determining when the Al flux equals the reactive N flux at the substrate surface, Step 800 .
  • Step 810 Grow a layer 14 b of AlN until a thickness of 50-1000 angstroms, Step 810 .
  • Grow a GaN layer 16 having a thickness of 0.3-3.0 microns, Step 814 .
  • Grow GaN cap layer 20 with thickness of 0 angstroms (no cap) to 300 angstroms, Step 818 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)

Abstract

A semiconductor structure, comprising: a substrate; a first aluminum nitride (AlN) layer having an aluminum/reactive nitride (Al/N) flux ratio less than 1 disposed on the substrate; and a second AlN layer having an Al/reactive N flux ratio greater than 1 disposed on the first AlN layer. The substrate is a compound of silicon wherein the first AlN layer is substantially free of silicon.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is a Divisional Application of U.S. patent application Ser. No. 11/132,533 filed on May 19, 2005, which is hereby incorporated herein by reference in its entirety.
    • TECHNICAL FIELD
  • This invention relates generally to gallium nitride (GaN) high electron mobility transistor (HEMT) structures.
    • BACKGROUND AND SUMMARY
  • As is known in the art, GaN HEMT devices require insulating buffer layers for optimal performance. Unmodulated current flowing deep in the buffer layer will degrade output power and efficiency. FIG. 1 illustrates a typical GaN HEMT structure grown on an insulating SiC substrate. An aluminum nitride (AlN) nucleation layer is first grown on the substrate since gallium nitride, grown directly on SiC will exhibit a significant conductivity spike at the GaN/SiC interface. AlN has a very large bandgap (6.3 eV) which facilitates high resistivity.
  • However, even with an AlN layer we have observed conductivity spikes in HEMT material. FIG. 2 shows a doping-thickness plot of a sample which had an AlN nucleation layer with thickness of 1350 Å. The plot exhibits a conductivity spike deep in the material at a depth of 104 Å or 1 μm. The reverse bias leakage current was also measured on this sample using a mercury probe system. As shown in FIG. 3, the leakage current was significant (20 amperes/cm2) at −80 volts. The AlN in the sample shown in FIG. 1 was grown with an Al/N ratio of approximately 1.57, where the ratio Al/N is the ratio of Al to reactive nitrogen, it being noted that much more nitrogen flux is used compared with the aluminum flux, but only a small portion of the nitrogen flux is reactive. This ratio of Al to reactive nitrogen indicates that there was approximately 57% excess on the growth surface of aluminum to reactive nitrogen. It has been empirically found that Al to reactive nitrogen ratios greater than 1 (aluminum-rich) result in improved films.
  • FIG. 4 shows the SIMS (secondary ion mass spectroscopy) profile of the sample of FIG. 1. The N-type conduction spike is caused by silicon from the SiC substrate which is migrating through the AlN layer and piling up at the AlN/GaN interface. GaN is easily doped by silicon which results in the conductivity. The sample shown in FIG. 1 contains a 1350 Å AlN layer grown with Al/N=1.57. The profile shows silicon from the SiC substrate migrating through the thick AlN layer and piling up at the GaN/AlN interface.
  • We believe that the mechanism for such rapid silicon diffusion through the thick AlN layer is due to the excess aluminum on the surface which reacts with the SiC substrate. At our growth temperature of approximately 750° C., aluminum is a liquid.
    Al (liquid)+SiC
    Figure US20070164313A1-20070719-P00900
    Al4C3+Al (liquid+Si)  (1)
    Since silicon is now in a liquid state, it can rapidly move through the AlN film which is grown with excess aluminum.
  • Now that we have discovered the source of the doping (silicon) and mechanism for the rapid dopant migration, a structure is provided having a two-step AlN nucleation layer. In the old process the silicon concentration in the AlN peaked at greater than 1×1020 cm−3. In the process according to the invention, the silicon concentration peaked at less than 3×1018 cm−3. Thus, in accordance with the invention the AlN is substantially free of silicon.
  • In accordance with the invention, it has been demonstrated that good AlN material quality may be obtained with the entire AlN layer being conventionally grown by molecular beam epitaxy (MBE) with an Al to reactive nitrogen ratio greater than 1 (aluminum-rich).
  • In one embodiment, an initial AlN layer is grown with an Al to reactive nitrogen ratio less than 1 (nitrogen-rich) so that there is no free aluminum to react with the SiC surface. Once the SiC surface has been completely covered by AlN, the Al to reactive nitrogen ratio is increased to greater than 1 (aluminum-rich) for the rest of the layer to improve the material quality. The initial layer can be thin (30-200 Å) since its function is to cover the SiC surface. By making this layer thin, the roughness associated with growing AlN nitrogen-rich is minimized. The second AlN layer grown Al-rich improves the material quality.
  • In accordance with the invention, a semiconductor structure is provided having a substrate, a first AlN layer having an Al to reactive nitrogen ratio less than 1 disposed on the substrate, and a second AlN layer having an Al to reactive nitrogen ratio greater than 1 disposed on the first AlN layer.
  • In one embodiment, the substrate is a compound of silicon and wherein the first AlN layer is substantially free of silicon.
  • In accordance with the invention, a method is provided for forming a semiconductor structure comprises: growing a layer of AlN on a substrate comprising a compound of silicon with the reactive nitrogen flux greater than the aluminum flux; and changing the aluminum and reactive nitrogen fluxes such that the aluminum flux is greater than the reactive nitrogen flux.
  • The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
    • DESCRIPTION OF DRAWINGS
  • FIG. 1 is a GaN HEMT structure according to the PRIOR ART;
  • FIG. 2 is a doping-depth plot for the PRIOR ART GaN HEMT of FIG. 1;
  • FIG. 3 is a Mercury probe I-V leakage measurement of the PRIOR ART GaN HEMT of FIG. 1;
  • FIG. 4 is a SIMS depth profile of PRIOR ART GaN HEMT of FIG. 1;
  • FIG. 5 is a GaN structure according to the invention;
  • FIG. 6 is a SIMS depth profile of the GaN HEMT structure of FIG. 5;
  • FIG. 7A is a doping-depth plot for the GaN HEMT structure of FIG. 5;
  • FIG. 7B is a Mercury probe I-V leakage measurement of the GaN HEMT structure of FIG. 5; and
  • FIG. 8 is a process flow chart of the method used to form the GaN HEMT structure of FIG. 5.
  • Like reference symbols in the various drawings indicate like elements.
    • DETAILED DESCRIPTION
  • Referring now to FIG. 5, a GaN HEMT structure 10 is shown to prevent buffer conductivity due to silicon migration from a substrate 12. The substrate 12 is a compound of silicon. Here, the compound is silicon carbide, SiC. The GaN HEMT structure 10 is formed with a two-step AlN layer 14 grown with a significant reduction in silicon migration. The first AlN layer 14 a was 115 Å-thick with an Al to reactive nitrogen ratio of 0.97 on the surface of the substrate 12. The second layer 14 b was 305 Å-thick with an Al to reactive nitrogen ratio of 1.21 on the first layer 14 a giving a total AlN layer 14 thickness of 420 Å. The SIMS profile for the structure 10 is shown in FIG. 6. A comparison with FIG. 4 shows that the maximum silicon (Si) peak at the GaN/AlN interface has been reduced by a factor of 100. Thus, the AlN layer 14 is substantially free of silicon. These improvements were obtained even though the total AlN thickness in FIG. 5 is one-third that in FIG. 1, discussed above.
  • Completing the structure 10, a GaN layer 16 is grown on the second layer 14 b AlN. Optionally, an AlxGa1-xN layer 15 may be grown under the GaN layer 16.
  • An AlxGa1-xN layer 18 is grown on the GaN layer 16. A cap layer 20 of GaN may be grown on the AlXGa1-xN layer. Source (S) and drain (D) electrodes are formed in ohmic contact with the layer 20 if there is a cap and layer 18 if there is no cap and a gate electrode (G) is formed in Schottky contact with layer 20 if there is a cap and layer 18 if there is no cap in any conventional manner after removal from the MBE machine.
  • Corresponding improvements are observed in the doping-depth profile, FIG. 7A, and Current (I)-voltage (V) i.e., I-V, leakage results shown in FIG. 7B. In comparing FIGS. 2 and 7A, the doping spike has been significantly reduced, if not eliminated. In comparing FIG. 3 and FIG. 7B, it is noted that the leakage current at −80 volts (FIG. 3) has dropped almost 4 orders of magnitude from 20 amperes/cm2 to 2.8×10−3 amperes/cm2 (FIG. 7B), where FIG. 7A is a doping-depth plot for the GaN HEMT 10 using the two-step AlN buffer layer 14 and FIG. 7B is the mercury probe I-V leakage measurement of the structure of FIG. 5 that shows at −80 volts the leakage current is 2.8 mA/cm2.
  • It is noted that the nitrogen molecule, N2, is too stable to react with aluminum to form AlN. The process we use is to flow the nitrogen gas through a radio frequency (RF) plasma which excites some of the nitrogen molecules to form reactive nitrogen (a combination of nitrogen atoms and excited nitrogen molecules, N2). The amount of reactive nitrogen that reacts with aluminum is only approximately 1% of the total nitrogen flow. That is why we have to calibrate the machine. Consequently, there is much more nitrogen flux hitting the substrate than aluminum flux. The flux ratio of interest is the Al to reactive nitrogen ratio, not the Al to nitrogen ratio. Nitrogen-rich growth conditions means that the rate of reactive nitrogen atoms (which can react with aluminum) impinging on the substrate surface is higher than the rate of aluminum atoms hitting the substrate surface. The opposite condition is aluminum-rich.
  • More particularly, we normally change from nitrogen-rich to aluminum-rich by adjusting the rate of aluminum atoms (also called the aluminum flux) impinging on the substrate surface. Aluminum is evaporated and the vapor pressure which determines the aluminum flux increases exponentially with the aluminum furnace temperature. We determine when the Aluminum flux=Reactive nitrogen flux by the following means: First AlxGa1-xN is grown. (The same nitrogen plasma conditions will be used for AlN as was used for the AlGaN. If the same nitrogen plasma conditions are not used, we estimate the effect of the different conditions on the nitrogen flux.) From x-ray measurements the aluminum concentration is measured. For example, assume it was Al0.25Ga0.75N. To grow with Al flux=N reactive flux for AlN then means we need 4 times the aluminum flux so the furnace temperature must be increased to achieve 4 times the vapor pressure. If we use a higher aluminum furnace temperature (and consequently higher vapor pressure) the growth conditions are aluminum-rich.
  • In the process according to the invention, the silicon concentration peaked at less than 3×1018 cm−3. Thus, in accordance with the invention the AlN is substantially free of silicon
  • The process for forming the structure of FIG. 5 is, referring to FIG. 8, as follows:
  • Calibrate a molecular beam epitaxy (MBE) machine by determining when the Al flux equals the reactive N flux at the substrate surface, Step 800. Place substrate having a compound of silicon into the calibrated MBE machine, Step 802. Direct onto the substrate 12 surface a flux of aluminum atoms and a flux of reactive nitrogen atoms, Step 804. Adjust aluminum and reactive nitrogen fluxes such that the reactive nitrogen flux is greater than the aluminum flux, Step 804. Grow a layer 14 a of AlN until a thickness of 30-300 angstroms, Step 806. Change the aluminum and reactive nitrogen fluxes such that the aluminum flux is greater than the reactive nitrogen flux, Step 808. Grow a layer 14 b of AlN until a thickness of 50-1000 angstroms, Step 810. Grow a graded AlXGa1-xN layer 15, with aluminum concentration ramped-down from x=1 to x=0 and having a thickness of 0 angstroms (i.e., no grade) to 2000 angstroms, Step 812. Grow a GaN layer 16 having a thickness of 0.3-3.0 microns, Step 814. Grow AlxGa1-xN layer 18 with 0.05<x<0.40 and thickness of 100-500 angstroms, Step 816. Grow GaN cap layer 20 with thickness of 0 angstroms (no cap) to 300 angstroms, Step 818.
  • A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.

Claims (1)

1. A semiconductor structure, comprising:
a silicon substrate;
an AlN on the silicon substrate; and
wherein portions of the AlN layer in contact with the silicon substrate are substantially free of silicon;
a graded AlGaN layer on the AlN layer;
a GaN layer on the AlGaN layer; and
including an AlGaN layer on the GaN layer.
US11/693,763 2005-05-19 2007-03-30 Gallium nitride high electron mobility transistor structure Abandoned US20070164313A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/693,763 US20070164313A1 (en) 2005-05-19 2007-03-30 Gallium nitride high electron mobility transistor structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/132,533 US7226850B2 (en) 2005-05-19 2005-05-19 Gallium nitride high electron mobility transistor structure
US11/693,763 US20070164313A1 (en) 2005-05-19 2007-03-30 Gallium nitride high electron mobility transistor structure

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/132,533 Division US7226850B2 (en) 2005-05-19 2005-05-19 Gallium nitride high electron mobility transistor structure

Publications (1)

Publication Number Publication Date
US20070164313A1 true US20070164313A1 (en) 2007-07-19

Family

ID=37431816

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/132,533 Expired - Lifetime US7226850B2 (en) 2005-05-19 2005-05-19 Gallium nitride high electron mobility transistor structure
US11/693,763 Abandoned US20070164313A1 (en) 2005-05-19 2007-03-30 Gallium nitride high electron mobility transistor structure

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/132,533 Expired - Lifetime US7226850B2 (en) 2005-05-19 2005-05-19 Gallium nitride high electron mobility transistor structure

Country Status (5)

Country Link
US (2) US7226850B2 (en)
EP (1) EP1935025B1 (en)
JP (1) JP4875701B2 (en)
KR (1) KR101157921B1 (en)
WO (1) WO2006124387A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12243928B1 (en) 2024-10-15 2025-03-04 Imam Mohammad Ibn Saud Islamic University P-GaN high electron mobility transistor (HEMT) with MOS2-based 2D barrier

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007095858A (en) * 2005-09-28 2007-04-12 Toshiba Ceramics Co Ltd Compound semiconductor device substrate and compound semiconductor device using the same
US20100269234A1 (en) * 2007-01-23 2010-10-28 Donald Mathew Bennett Close quarter battle chaps
JP4531071B2 (en) 2007-02-20 2010-08-25 富士通株式会社 Compound semiconductor device
JP2008277655A (en) * 2007-05-02 2008-11-13 Hitachi Cable Ltd Semiconductor epitaxial wafer and field effect transistor
US8268707B2 (en) 2009-06-22 2012-09-18 Raytheon Company Gallium nitride for liquid crystal electrodes
JP5343910B2 (en) * 2010-04-09 2013-11-13 富士通株式会社 Method for manufacturing compound semiconductor device
JP5668339B2 (en) * 2010-06-30 2015-02-12 住友電気工業株式会社 Manufacturing method of semiconductor device
US20120153351A1 (en) * 2010-12-21 2012-06-21 International Rectifier Corporation Stress modulated group III-V semiconductor device and related method
KR101761309B1 (en) 2011-04-19 2017-07-25 삼성전자주식회사 GaN film structure, method of fabricating the same and semiconductor device including the same
US9147701B2 (en) 2011-09-22 2015-09-29 Raytheon Company Monolithic InGaN solar cell power generation with integrated efficient switching DC-DC voltage convertor
JP2013140866A (en) * 2012-01-04 2013-07-18 Renesas Electronics Corp Semiconductor device, and method of manufacturing the same
WO2013177514A1 (en) 2012-05-24 2013-11-28 Raytheon Company Coherent combiner for high power beams
JP6392498B2 (en) * 2013-03-29 2018-09-19 富士通株式会社 Compound semiconductor device and manufacturing method thereof
NZ713761A (en) 2013-05-24 2017-05-26 Raytheon Co Adaptive-optic having meander resistors
US9620598B2 (en) * 2014-08-05 2017-04-11 Semiconductor Components Industries, Llc Electronic device including a channel layer including gallium nitride
US9620362B2 (en) * 2015-04-29 2017-04-11 Taiwan Semiconductor Manufacutring Co., Ltd. Seed layer structure for growth of III-V materials on silicon
JP6925117B2 (en) 2016-11-18 2021-08-25 エア・ウォーター株式会社 Manufacturing method of compound semiconductor substrate and compound semiconductor substrate
CN106783968B (en) * 2016-12-26 2024-07-26 英诺赛科（珠海）科技有限公司 Semiconductor device including buffer layer of gallium aluminum nitride and gallium indium nitride and method of manufacturing the same
CN106449375B (en) * 2016-12-26 2024-07-05 英诺赛科（珠海）科技有限公司 Semiconductor device containing silicon-doped aluminum nitride layer and method for manufacturing same
WO2019079270A1 (en) * 2017-10-16 2019-04-25 White Thomas P Micro-hall effect devices for simultaneous current and temperature measurements for both high and low temperature environments
JP7393138B2 (en) * 2019-06-24 2023-12-06 住友化学株式会社 Group III nitride laminate
JP7220647B2 (en) * 2019-12-17 2023-02-10 クアーズテック株式会社 Nitride semiconductor substrate and manufacturing method thereof
CN114530490A (en) * 2020-11-23 2022-05-24 苏州能讯高能半导体有限公司 Semiconductor epitaxial structure, preparation method thereof and semiconductor device
CN114250517B (en) * 2021-12-31 2023-04-14 深圳大学 A method for preparing aluminum nitride crystals by gas phase transport
CN114883405B (en) * 2022-05-30 2025-09-19 湖南三安半导体有限责任公司 Semiconductor epitaxial structure, semiconductor device and preparation method thereof
KR102792638B1 (en) * 2022-09-19 2025-04-08 한국광기술원 Schottky diode having leakage current suppression and low operating voltage and method for fabricating the same

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5060030A (en) * 1990-07-18 1991-10-22 Raytheon Company Pseudomorphic HEMT having strained compensation layer
US6271547B1 (en) * 1999-08-06 2001-08-07 Raytheon Company Double recessed transistor with resistive layer
US20020020341A1 (en) * 2000-08-04 2002-02-21 The Regents Of The University Of California Method of controlling stress in gallium nitride films deposited on substrates
US6368983B1 (en) * 1999-04-09 2002-04-09 Raytheon Company Multi-layer wafer fabrication
US6391748B1 (en) * 2000-10-03 2002-05-21 Texas Tech University Method of epitaxial growth of high quality nitride layers on silicon substrates
US20020167023A1 (en) * 2001-05-11 2002-11-14 Cree Lighting Company And Regents Of The University Of California Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US6489639B1 (en) * 2000-05-24 2002-12-03 Raytheon Company High electron mobility transistor
US6620662B2 (en) * 2000-02-14 2003-09-16 Raytheon Company Double recessed transistor
US6818928B2 (en) * 2002-12-05 2004-11-16 Raytheon Company Quaternary-ternary semiconductor devices
US6835969B1 (en) * 2003-06-26 2004-12-28 Raytheon Company Split-channel high electron mobility transistor (HEMT) device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6649287B2 (en) * 2000-12-14 2003-11-18 Nitronex Corporation Gallium nitride materials and methods
JP2002212000A (en) * 2001-01-15 2002-07-31 Ngk Insulators Ltd Method of producing group iii nitride film and epitaxial substrate
US7501023B2 (en) * 2001-07-06 2009-03-10 Technologies And Devices, International, Inc. Method and apparatus for fabricating crack-free Group III nitride semiconductor materials
JP4063548B2 (en) * 2002-02-08 2008-03-19 日本碍子株式会社 Semiconductor light emitting device
JP4375972B2 (en) * 2003-01-28 2009-12-02 シャープ株式会社 Method for manufacturing nitride-based III-V compound semiconductor device
US20050006639A1 (en) * 2003-05-23 2005-01-13 Dupuis Russell D. Semiconductor electronic devices and methods
US7491626B2 (en) * 2005-06-20 2009-02-17 Sensor Electronic Technology, Inc. Layer growth using metal film and/or islands

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5060030A (en) * 1990-07-18 1991-10-22 Raytheon Company Pseudomorphic HEMT having strained compensation layer
US6368983B1 (en) * 1999-04-09 2002-04-09 Raytheon Company Multi-layer wafer fabrication
US6271547B1 (en) * 1999-08-06 2001-08-07 Raytheon Company Double recessed transistor with resistive layer
US6573129B2 (en) * 1999-08-06 2003-06-03 Raytheon Company Gate electrode formation in double-recessed transistor by two-step etching
US6620662B2 (en) * 2000-02-14 2003-09-16 Raytheon Company Double recessed transistor
US6797994B1 (en) * 2000-02-14 2004-09-28 Raytheon Company Double recessed transistor
US6489639B1 (en) * 2000-05-24 2002-12-03 Raytheon Company High electron mobility transistor
US20020020341A1 (en) * 2000-08-04 2002-02-21 The Regents Of The University Of California Method of controlling stress in gallium nitride films deposited on substrates
US6391748B1 (en) * 2000-10-03 2002-05-21 Texas Tech University Method of epitaxial growth of high quality nitride layers on silicon substrates
US20020167023A1 (en) * 2001-05-11 2002-11-14 Cree Lighting Company And Regents Of The University Of California Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US6818928B2 (en) * 2002-12-05 2004-11-16 Raytheon Company Quaternary-ternary semiconductor devices
US6835969B1 (en) * 2003-06-26 2004-12-28 Raytheon Company Split-channel high electron mobility transistor (HEMT) device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12243928B1 (en) 2024-10-15 2025-03-04 Imam Mohammad Ibn Saud Islamic University P-GaN high electron mobility transistor (HEMT) with MOS2-based 2D barrier
US12356670B1 (en) 2024-10-15 2025-07-08 Imam Mohammad Ibn Saud Islamic University High mobility transistor with algan buffer layer

Also Published As

Publication number Publication date
KR101157921B1 (en) 2012-06-22
WO2006124387A3 (en) 2010-09-02
EP1935025B1 (en) 2015-09-09
US20060261370A1 (en) 2006-11-23
US7226850B2 (en) 2007-06-05
JP2008546175A (en) 2008-12-18
WO2006124387A2 (en) 2006-11-23
KR20080007235A (en) 2008-01-17
JP4875701B2 (en) 2012-02-15
EP1935025A2 (en) 2008-06-25

Similar Documents

Publication Publication Date Title
US20070164313A1 (en) Gallium nitride high electron mobility transistor structure
US7700973B2 (en) GaN/AlGaN/GaN dispersion-free high electron mobility transistors
US10566450B2 (en) Normally-off HEMT transistor with selective generation of 2DEG channel, and manufacturing method thereof
Webb et al. Semi-insulating C-doped GaN and high-mobility AlGaN/GaN heterostructures grown by ammonia molecular beam epitaxy
US9608075B1 (en) III-nitride semiconductor device with doped epi structures
CN107408511B (en) Compound semiconductor substrate
EP3067921B1 (en) Process for producing an epitaxial substrate for a semiconductor element
US20070158692A1 (en) Semiconductor device
EP1189287A1 (en) Semiconductor device
US20060249748A1 (en) Gallium nitride material structures including substrates and methods associated with the same
US20120299060A1 (en) Nitride semiconductor device and manufacturing method thereof
US11545566B2 (en) Gallium nitride high electron mobility transistors (HEMTs) having reduced current collapse and power added efficiency enhancement
US11424321B2 (en) Semiconductor structure and preparation method thereof
JP2003318388A (en) Semiconductor device and manufacturing method thereof
US10263094B2 (en) Nitride semiconductor device and process of forming the same
US11848205B2 (en) Semiconductor structure and manufacturing method therefor
CN113439342A (en) Semiconductor structure and manufacturing method thereof
JP2016143780A (en) Element structure for evaluation and evaluation method
JP7654367B2 (en) Compound semiconductor substrate and compound semiconductor device
JP2009231302A (en) Nitride semiconductor crystal thin film and its deposition method, semiconductor device, and its fabrication process
JP7550557B2 (en) Compound semiconductor substrate and method for manufacturing the same
CN113437146B (en) Transistor based on chamfered corner substrate, method of making same, and gas sensor
Lee et al. Raman Scattering Method to Measure and Improve the GaN Epitaxial layer of HEMT
TW202431379A (en) Method for manufacturing epitaxial substrate and epitaxial substrate
WO2016047534A1 (en) SEMICONDUCTOR DEVICE EQUIPPED WITH SiC LAYER

Legal Events

Date Code Title Description
AS Assignment

Owner name: RAYTHEON COMPANY, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOKE, WILLIAM E.;MOSCA, JOHN J.;REEL/FRAME:019135/0219

Effective date: 20050425

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载