+

US20070116864A1 - Metal layer formation method for diode chips/wafers - Google Patents

Metal layer formation method for diode chips/wafers Download PDF

Info

Publication number
US20070116864A1
US20070116864A1 US11/534,214 US53421406A US2007116864A1 US 20070116864 A1 US20070116864 A1 US 20070116864A1 US 53421406 A US53421406 A US 53421406A US 2007116864 A1 US2007116864 A1 US 2007116864A1
Authority
US
United States
Prior art keywords
metal layer
metal
formation method
base material
layer formation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/534,214
Inventor
Chun-Pin Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GOLDENCHEM CO Ltd
Original Assignee
YAKI Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=38053857&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US20070116864(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by YAKI Ind Co Ltd filed Critical YAKI Ind Co Ltd
Assigned to YAKI INDUSTRIES CO., LTD. reassignment YAKI INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, CHUN-PIN, MR.
Publication of US20070116864A1 publication Critical patent/US20070116864A1/en
Assigned to GOLDENCHEM CO., LTD. reassignment GOLDENCHEM CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YAKI INDUSTRIES CO., LTD.
Priority to US13/359,147 priority Critical patent/US20120122311A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601—Process or apparatus
    • C23C18/1603—Process or apparatus coating on selected surface areas
    • C23C18/1605—Process or apparatus coating on selected surface areas by masking
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601—Process or apparatus
    • C23C18/1633—Process of electroless plating
    • C23C18/1646—Characteristics of the product obtained
    • C23C18/165—Multilayered product
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601—Process or apparatus
    • C23C18/1633—Process of electroless plating
    • C23C18/1646—Characteristics of the product obtained
    • C23C18/165—Multilayered product
    • C23C18/1651—Two or more layers only obtained by electroless plating
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601—Process or apparatus
    • C23C18/1633—Process of electroless plating
    • C23C18/1646—Characteristics of the product obtained
    • C23C18/165—Multilayered product
    • C23C18/1653—Two or more layers with at least one layer obtained by electroless plating and one layer obtained by electroplating
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/31—Coating with metals
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/31—Coating with metals
    • C23C18/42—Coating with noble metals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04073—Bonding areas specifically adapted for connectors of different types
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05073—Single internal layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05618—Zinc [Zn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05669—Platinum [Pt] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05671—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H01L2224/251—Disposition
    • H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49107—Connecting at different heights on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys

Definitions

  • the present invention relates to a method of forming a metal layer in a diode structure and more particularly, to an electroless plated metal layer formation method for diode chips/wafers.
  • light In light emitting diodes and laser diodes, light is a form of energy that can be released by an atom. It is made up of many photons that are the most basic units of light. Photons are released as a result of moving electrons. In an atom, electrons move in orbitals around the nucleus. Light emitting diodes and laser diodes are found in all kinds of devices in our daily life for the advantages of small size, long life, low driving voltage, low power consumption, and fast reactive speed.
  • vapor deposition and sputtering deposition are commonly employed to the fabrication of light emitting diodes and laser diodes.
  • These deposition methods cause deposition of the applied metal target material on the workpiece as well as the inside surface of the peripheral wall of the vacuum chamber, i.e., these deposition methods result in waste of the metal target material and contamination of the vacuum chamber, thereby affecting the quality of the deposited metal layer.
  • double-sided treatment the vacuum status of the vacuum chamber must be destroyed and then the wafer must be turned upside down for further deposition, prolonging the manufacturing time.
  • the present invention has been accomplished under the circumstances in view. It is one object of the present invention to provide an electroless plated metal layer formation method, which is practical to form a uniform metal layer on each of two opposite sides of a diode chip or wafer, thereby shortening the manufacturing process and significantly lowering the manufacturing cost.
  • the electroless plated metal layer formation method includes the steps of: (a): providing a diode chip/wafer; (b): forming on the diode chip/wafer at least one predetermined location a patterned metal base material; and (c): employing an electroless metal reduction wet process to form a metal layer on the diode chip/wafer that surrounds the border of the patterned metal base material on the diode chip/wafer at each of the at least one predetermined location.
  • the electroless metal layer formation method includes the steps of: (a): providing a diode chip/wafer; (b): forming on the diode chip/wafer at predetermined locations a patterned metal base material; (c): forming on the diode chip/wafer an isolation layer over the patterned metal base material; (d): forming openings on the isolation layer subject to a predetermined pattern to have the patterned metal base material be exposed to the outside; and (e): employing an electroless plating process to deposit a metal layer on the patterned metal base material corresponding to the openings.
  • FIG. 1 is a schematic drawing of a finished product obtained according to one embodiment of the present invention.
  • FIG. 2 is a flow chart showing the fabrication of the finished product shown in FIG. 1 .
  • FIG. 3 is a schematic drawing of a finished product obtained according to another embodiment of the present invention.
  • FIG. 4 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 5 is a flow chart showing the fabrication of the finished product shown in FIG. 4 .
  • FIG. 6 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 7 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 8 is a flow chart showing the fabrication of the finished product shown in FIG. 7 .
  • FIG. 9 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 10 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 11 is a flow chart showing the fabrication of the finished product shown in FIG. 10 .
  • FIG. 12 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 13 is a flow chart showing the fabrication of the finished product shown in FIG. 12 .
  • FIG. 14 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 15 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 16 is a schematic drawing of a finished product according to still another embodiment of the present invention.
  • FIG. 17 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • the invention relates to an electroless plated metal layer formation method for diode chips/wafers.
  • the metal layer indicated herein can be metal bumps, metal pads, or a heat plate for wire bonding, solder bonding, conducting, flip-chip package, and many other purposes. Any products using the electroless plated metal layer formation method for diode chips/wafers should be included in the scope of the present invention.
  • the invention uses an electroless plating process to match with a metal base material for inducing a reduction system to cause a catalytic reaction, thereby forming a uniform metal layer having the desired thickness.
  • a metal layer made according to the present invention can be thicker than 0.1 um.
  • the material for the metal layer can be gold, nickel, copper, platinum, palladium, zinc, tin, silver or chrome, or their bimetal.
  • the material for the metal base layer can also be gold, nickel, copper, platinum, palladium, zinc, tin, silver or chrome, or their bimetal.
  • the metal base material can be formed by means of vapor deposition, electroplating, sputtering deposition, or electroless plating.
  • the electroless plating process is employed with a reacting solution containing a metal salt obtained from gold cyanide, sulfite gold, or gold trichloride.
  • the metal layer formed by means of the application of an electroless plating process according to the present invention may surround the metal base material.
  • an isolation layer is formed by means of the application of an dielectric material such as S i O 2 , photoresist, or PI, and then openings are formed on the isolation layer subject to the desired locations, and then an electroless plating process is employed to deposit the desired metal layer on the metal base layer in the openings of the isolation layer. After formation of the metal layer, the isolation layer is removed.
  • an electroless plated metal layer formation method for diode chips/wafers in accordance with a first embodiment of the present invention includes the steps of:
  • FIG. 3 is a schematic drawing of a finished product obtained according to a second embodiment of the present invention.
  • This second embodiment is substantially similar to the aforesaid first embodiment with the exception that this second embodiment has only patterned the metal base material 12 on one side of the diode chip.
  • FIG. 4 is a schematic drawing of a finished product obtained according to a third embodiment of the present invention.
  • FIG. 5 is a flow chart of the third embodiment shown in FIG. 4 .
  • the electroless plated metal layer formation method includes the steps of:
  • FIG. 6 is a schematic drawing of a finished product obtained according to a fourth embodiment of the present invention.
  • This fourth embodiment is substantially similar to the aforesaid third embodiment with the exception that this fifth embodiment only deposits an isolation layer 16 on the patterned metal base material 12 on one side of the diode chip 10 .
  • FIG. 7 is a schematic drawing of a finished product obtained according to a fifth embodiment of the present invention.
  • FIG. 8 is a flow chart of the fifth embodiment of the present invention. This fifth embodiment includes the steps of:
  • S7 depositing on the patterned metal base material 12 on each of the two opposite sides of the diode chip 10 an isolation layer 16 by means of the application of an dielectric material such as S i O 2 , photoresist, or PI, and then making an opening 18 on the isolation layer 16 on the patterned metal base material 12 on each of the two opposite sides of the diode chip 10 to have a predetermined area of the patterned metal base material 12 be exposed to the outside;
  • an dielectric material such as S i O 2 , photoresist, or PI
  • FIG. 9 is a schematic drawing of a finished product obtained according to a sixth embodiment of the present invention, which is a structure obtained after removal of the isolation layer 16 from the aforesaid fourth embodiment shown in FIG. 6 .
  • FIG. 10 is a schematic drawing of a finished product obtained according to a finished product obtained according to a seventh embodiment of the present invention.
  • FIG. 11 is a flow chart of the seventh embodiment shown in FIG. 10 .
  • the electroless plated metal layer formation method includes the steps of:
  • S10 preparing a diode chip 10 having electrodes arranged on the same side at different elevations;
  • S12 employing an electroless plating process to form a metal layer 14 that surrounds the border of the patterned metal base material 12 at each of the predetermined locations on the diode chip 10 .
  • FIG. 12 is a schematic drawing of a finished product obtained according to an eighth embodiment of the present invention.
  • This embodiment employs to a diode chip having electrodes arranged on the same side at different elevations the concept of using an isolation layer to limit the deposition location of the metal layer on the metal base material as see in the aforesaid third embodiment of the present invention.
  • FIG. 11 is a flow chart of the seventh embodiment shown in FIG. 10 .
  • the electroless plated metal layer formation method includes the steps of:
  • S15 depositing on the patterned metal base material 12 on the diode chip 10 an isolation layer 16 by means of the application of an dielectric material such as S i O 2 , photoresist, or PI, and then making an opening 18 on the isolation layer 16 to have a predetermined area of the patterned metal base material 12 be exposed to the outside; and
  • an dielectric material such as S i O 2 , photoresist, or PI
  • FIG. 14 is a schematic drawing of a finished product obtained according to a ninth embodiment of the present invention. This embodiment is obtained from the structure of the aforesaid eighth embodiment by removing the isolation layer 16 after formation of the metal layer 14 . Thereafter, metal wires 22 may be bonded to the metal layer 14 as shown in FIG. 15 . Alternatively, a bonding layer 24 may be formed on the metal layer 14 for the bonding of a carrier plate 26 as shown in FIG. 16 .
  • FIG. 17 is a schematic drawing of a finished product obtained according to a tenth embodiment of the present invention.
  • This embodiment has a diode chip that has a metal layer formed by means of the application of an electroless plating process according to the present invention be mounted with a chip or carrier plate and bonded with metal wires.
  • the exemplar shown in FIG. 17 is based on the sixth embodiment of the present invention. As illustrated, one metal layer 14 at one side of the finished product of the aforesaid sixth embodiment of the present invention is bonded to a chip or carrier plate 26 with a bonding layer 24 , and a metal wire 22 is bonded to the other metal layer 14 .
  • the invention provides an electroless plated metal layer formation method for diode chips/wafers.
  • the invention sues an electroless plating process to match with a metal base material for inducing a reduction system (reacting solution added with a metal substance) to cause a catalytic reaction, thereby forming a uniform metal layer having the desired thickness.
  • This method is practical to deposit a metal layer on one or both sides of the diode chip/wafer, eliminating the step of turning the diode/chip/wafer to the other side as used in the prior art methods.
  • the manufacturing process of the present invention is practical to form a metal layer of high uniformity. The operation of the present invention is easy, therefore the invention greatly shortens the manufacturing time, and lowers the manufacturing cost.
  • a metal layer made according to the present invention has a surface rougher than a metal layer made by vapor deposition or sputtering deposition, and is practical for wire bonding or soldering, thereby improving the reliability of the product quality and enhancing the market competivity of the product.
  • a prototype of electroless plated metal layer formation method for diode chips/wafers has been constructed with the features of FIGS. 1 ⁇ 17 .
  • the electroless plated metal layer formation method for diode chips/wafers functions smoothly to provide all of the features disclosed earlier.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Mechanical Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Chemically Coating (AREA)
  • Semiconductor Lasers (AREA)
  • Led Devices (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

An electroless plated metal layer formation method for forming a metal layer on a diode chip/wafer for wire bonding is disclosed to include the step of forming a metal base material on a diode chip/wafer adapted for inducing a reduction system to cause a catalytic reaction at location(s) where the desired metal layer is to be formed, and the step of employing an electroless plating process to form a metal layer on the diode chip/wafer that surrounds the metal base material. An isolation layer may be formed on the metal base layer and opening(s) may be formed on the isolation layer before deposition of the metal layer.

Description

  • This application claims the priority benefit of Taiwan patent application number 094140951 filed on Nov. 22, 2005.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a method of forming a metal layer in a diode structure and more particularly, to an electroless plated metal layer formation method for diode chips/wafers.
  • 2. Description of the Related Art
  • In light emitting diodes and laser diodes, light is a form of energy that can be released by an atom. It is made up of many photons that are the most basic units of light. Photons are released as a result of moving electrons. In an atom, electrons move in orbitals around the nucleus. Light emitting diodes and laser diodes are found in all kinds of devices in our daily life for the advantages of small size, long life, low driving voltage, low power consumption, and fast reactive speed.
  • According to conventional manufacturing technology, vapor deposition and sputtering deposition are commonly employed to the fabrication of light emitting diodes and laser diodes. These deposition methods cause deposition of the applied metal target material on the workpiece as well as the inside surface of the peripheral wall of the vacuum chamber, i.e., these deposition methods result in waste of the metal target material and contamination of the vacuum chamber, thereby affecting the quality of the deposited metal layer. In case the so-called double-sided treatment is necessary, the vacuum status of the vacuum chamber must be destroyed and then the wafer must be turned upside down for further deposition, prolonging the manufacturing time.
  • Therefore, it is desirable to provide an electroless plated metal layer formation method for diode chips/wafers that eliminates the aforesaid drawbacks.
    • SUMMARY OF THE INVENTION
  • The present invention has been accomplished under the circumstances in view. It is one object of the present invention to provide an electroless plated metal layer formation method, which is practical to form a uniform metal layer on each of two opposite sides of a diode chip or wafer, thereby shortening the manufacturing process and significantly lowering the manufacturing cost.
  • It is another object of the present invention to provide an electroless plated metal layer formation method, which employs an electroless plating process to selectively form a metal layer on or around the metal base material instead of whole surface vapor or sputtering deposition, thereby saving consumption of metal material and electric power and lowering operating and manufacturing cost.
  • It is still another object of the present invention to provide an electroless plated metal layer formation method, which requires an expense on equipment much lower than vapor deposition or sputtering deposition, thereby saving equipment investment and lower the manufacturing cost.
  • It is still another object of the present invention to provide an electroless plated metal layer formation method, which is practical to form a metal layer that has a rough surface suitable for wiring bonding or soldering, thereby improving the reliability of the product quality and enhancing the market competivity of the product.
  • It is still another object of the present invention to provide an electroless plated metal layer formation method, which is practical to form a metal layer suitable for forming metal bumps, metal pads, metal wires or heat plate, or for the purposes of wire bonding, soldering, or flip-chip package.
  • To achieve these and other objects of the present invention, the electroless plated metal layer formation method includes the steps of: (a): providing a diode chip/wafer; (b): forming on the diode chip/wafer at least one predetermined location a patterned metal base material; and (c): employing an electroless metal reduction wet process to form a metal layer on the diode chip/wafer that surrounds the border of the patterned metal base material on the diode chip/wafer at each of the at least one predetermined location.
  • According to an alternate form of the present invention, the electroless metal layer formation method includes the steps of: (a): providing a diode chip/wafer; (b): forming on the diode chip/wafer at predetermined locations a patterned metal base material; (c): forming on the diode chip/wafer an isolation layer over the patterned metal base material; (d): forming openings on the isolation layer subject to a predetermined pattern to have the patterned metal base material be exposed to the outside; and (e): employing an electroless plating process to deposit a metal layer on the patterned metal base material corresponding to the openings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic drawing of a finished product obtained according to one embodiment of the present invention.
  • FIG. 2 is a flow chart showing the fabrication of the finished product shown in FIG. 1.
  • FIG. 3 is a schematic drawing of a finished product obtained according to another embodiment of the present invention.
  • FIG. 4 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 5 is a flow chart showing the fabrication of the finished product shown in FIG. 4.
  • FIG. 6 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 7 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 8 is a flow chart showing the fabrication of the finished product shown in FIG. 7.
  • FIG. 9 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 10 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 11 is a flow chart showing the fabrication of the finished product shown in FIG. 10.
  • FIG. 12 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 13 is a flow chart showing the fabrication of the finished product shown in FIG. 12.
  • FIG. 14 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 15 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
  • FIG. 16 is a schematic drawing of a finished product according to still another embodiment of the present invention.
  • FIG. 17 is a schematic drawing of a finished product obtained according to still another embodiment of the present invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • The invention relates to an electroless plated metal layer formation method for diode chips/wafers. The metal layer indicated herein can be metal bumps, metal pads, or a heat plate for wire bonding, solder bonding, conducting, flip-chip package, and many other purposes. Any products using the electroless plated metal layer formation method for diode chips/wafers should be included in the scope of the present invention.
  • First of all, the invention uses an electroless plating process to match with a metal base material for inducing a reduction system to cause a catalytic reaction, thereby forming a uniform metal layer having the desired thickness. A metal layer made according to the present invention can be thicker than 0.1 um. The material for the metal layer can be gold, nickel, copper, platinum, palladium, zinc, tin, silver or chrome, or their bimetal. The material for the metal base layer can also be gold, nickel, copper, platinum, palladium, zinc, tin, silver or chrome, or their bimetal. The metal base material can be formed by means of vapor deposition, electroplating, sputtering deposition, or electroless plating. In case gold is used for the metal layer, the electroless plating process is employed with a reacting solution containing a metal salt obtained from gold cyanide, sulfite gold, or gold trichloride.
  • The metal layer formed by means of the application of an electroless plating process according to the present invention may surround the metal base material. When wishing to limit the metal layer to specific locations on the metal base layer, an isolation layer is formed by means of the application of an dielectric material such as SiO2, photoresist, or PI, and then openings are formed on the isolation layer subject to the desired locations, and then an electroless plating process is employed to deposit the desired metal layer on the metal base layer in the openings of the isolation layer. After formation of the metal layer, the isolation layer is removed.
  • Referring to FIGS. 1 and 2, an electroless plated metal layer formation method for diode chips/wafers in accordance with a first embodiment of the present invention includes the steps of:
  • S1: providing a diode chip 10;
  • S2: forming on one each of two opposite sides of the diode chip 10 a metal base material adapted for inducing a reduction system to cause a catalytic reaction;
  • S3: employing lithography and etching to pattern the metal base material on each of the two opposite sides of the diode chip, so as to obtain a patterned metal base material 12; and
  • S4: employing an electroless plating process to form a metal layer 14 that surrounds the border of the patterned metal base material 12 on each of the two opposite sides of the diode chip.
  • FIG. 3 is a schematic drawing of a finished product obtained according to a second embodiment of the present invention. This second embodiment is substantially similar to the aforesaid first embodiment with the exception that this second embodiment has only patterned the metal base material 12 on one side of the diode chip.
  • FIG. 4 is a schematic drawing of a finished product obtained according to a third embodiment of the present invention. FIG. 5 is a flow chart of the third embodiment shown in FIG. 4. According to this third embodiment, the electroless plated metal layer formation method includes the steps of:
  • S5: providing a diode chip 10;
  • S6: forming on one each of two opposite sides of the diode chip 10 a patterned metal base material 12 adapted for inducing a reduction system to cause a catalytic reaction;
  • S7: depositing on the patterned metal base material 12 on each of the two opposite sides of the diode chip 10 an isolation layer 16 by means of the application of an dielectric material such as SiO2, photoresist, or PI, and then making an opening 18 on the isolation layer 16 on the patterned metal base material 12 on each of the two opposite sides of the diode chip 10 to have a predetermined area of the patterned metal base material 12 be exposed to the outside; and
  • S8: employing an electroless plating process to form a metal layer 14 on the exposed predetermined area of the patterned metal base material 12 in the associating opening 18 on each of the two opposite sides of the diode chip.
  • FIG. 6 is a schematic drawing of a finished product obtained according to a fourth embodiment of the present invention. This fourth embodiment is substantially similar to the aforesaid third embodiment with the exception that this fifth embodiment only deposits an isolation layer 16 on the patterned metal base material 12 on one side of the diode chip 10.
  • FIG. 7 is a schematic drawing of a finished product obtained according to a fifth embodiment of the present invention. FIG. 8 is a flow chart of the fifth embodiment of the present invention. This fifth embodiment includes the steps of:
  • S5: providing a diode chip 10;
  • S6: forming on one each of two opposite sides of the diode chip 10 a patterned metal base material 12 adapted for inducing a reduction system to cause a catalytic reaction;
  • S7: depositing on the patterned metal base material 12 on each of the two opposite sides of the diode chip 10 an isolation layer 16 by means of the application of an dielectric material such as SiO2, photoresist, or PI, and then making an opening 18 on the isolation layer 16 on the patterned metal base material 12 on each of the two opposite sides of the diode chip 10 to have a predetermined area of the patterned metal base material 12 be exposed to the outside;
  • S8: employing an electroless plating process to form a metal layer 14 on the exposed predetermined area of the patterned metal base material 12 in the associating opening 18 on each of the two opposite sides of the diode chip; and
  • S9: removing the isolation layer 16 from each of the two opposite sides of the diode chip.
  • FIG. 9 is a schematic drawing of a finished product obtained according to a sixth embodiment of the present invention, which is a structure obtained after removal of the isolation layer 16 from the aforesaid fourth embodiment shown in FIG. 6.
  • FIG. 10 is a schematic drawing of a finished product obtained according to a finished product obtained according to a seventh embodiment of the present invention. FIG. 11 is a flow chart of the seventh embodiment shown in FIG. 10. According to this seventh embodiment, the electroless plated metal layer formation method includes the steps of:
  • S10: preparing a diode chip 10 having electrodes arranged on the same side at different elevations;
  • S11: forming a patterned metal base material 12 on the diode chip 10 at predetermined locations;
  • S12: employing an electroless plating process to form a metal layer 14 that surrounds the border of the patterned metal base material 12 at each of the predetermined locations on the diode chip 10.
  • FIG. 12 is a schematic drawing of a finished product obtained according to an eighth embodiment of the present invention. This embodiment employs to a diode chip having electrodes arranged on the same side at different elevations the concept of using an isolation layer to limit the deposition location of the metal layer on the metal base material as see in the aforesaid third embodiment of the present invention. FIG. 11 is a flow chart of the seventh embodiment shown in FIG. 10. According to this eighth embodiment, the electroless plated metal layer formation method includes the steps of:
  • S13: preparing a diode chip 10 having electrodes arranged on the same side at different elevations;
  • S14: forming a patterned metal base material 12 on the diode chip 10 at predetermined locations;
  • S15: depositing on the patterned metal base material 12 on the diode chip 10 an isolation layer 16 by means of the application of an dielectric material such as SiO2, photoresist, or PI, and then making an opening 18 on the isolation layer 16 to have a predetermined area of the patterned metal base material 12 be exposed to the outside; and
  • S16: employing an electroless plating process to form a metal layer 14 on the exposed predetermined area of the patterned metal base material 12 corresponding to the opening 18.
  • FIG. 14 is a schematic drawing of a finished product obtained according to a ninth embodiment of the present invention. This embodiment is obtained from the structure of the aforesaid eighth embodiment by removing the isolation layer 16 after formation of the metal layer 14. Thereafter, metal wires 22 may be bonded to the metal layer 14 as shown in FIG. 15. Alternatively, a bonding layer 24 may be formed on the metal layer 14 for the bonding of a carrier plate 26 as shown in FIG. 16.
  • FIG. 17 is a schematic drawing of a finished product obtained according to a tenth embodiment of the present invention. This embodiment has a diode chip that has a metal layer formed by means of the application of an electroless plating process according to the present invention be mounted with a chip or carrier plate and bonded with metal wires. The exemplar shown in FIG. 17 is based on the sixth embodiment of the present invention. As illustrated, one metal layer 14 at one side of the finished product of the aforesaid sixth embodiment of the present invention is bonded to a chip or carrier plate 26 with a bonding layer 24, and a metal wire 22 is bonded to the other metal layer 14.
  • As indicated above, the invention provides an electroless plated metal layer formation method for diode chips/wafers. The invention sues an electroless plating process to match with a metal base material for inducing a reduction system (reacting solution added with a metal substance) to cause a catalytic reaction, thereby forming a uniform metal layer having the desired thickness. This method is practical to deposit a metal layer on one or both sides of the diode chip/wafer, eliminating the step of turning the diode/chip/wafer to the other side as used in the prior art methods. The manufacturing process of the present invention is practical to form a metal layer of high uniformity. The operation of the present invention is easy, therefore the invention greatly shortens the manufacturing time, and lowers the manufacturing cost. A metal layer made according to the present invention has a surface rougher than a metal layer made by vapor deposition or sputtering deposition, and is practical for wire bonding or soldering, thereby improving the reliability of the product quality and enhancing the market competivity of the product.
  • A prototype of electroless plated metal layer formation method for diode chips/wafers has been constructed with the features of FIGS. 1˜17. The electroless plated metal layer formation method for diode chips/wafers functions smoothly to provide all of the features disclosed earlier.
  • Although particular embodiment of the invention have been described in detail for purposes of illustration, various modifications and enhancements may be made without departing from the spirit and scope of the invention. Accordingly, the invention is not to be limited except as by the appended claims.

Claims (9)

1. An electroless plated metal layer formation method comprising the steps of:
(a): providing a diode chip/wafer;
(b): forming on said diode chip/wafer at predetermined locations a patterned metal base material;
(c): forming on said diode chip/wafer an isolation layer over said patterned metal base material;
(d): forming openings on said isolation layer subject to a predetermined pattern to have said patterned metal base material be exposed to the outside; and
(e): employing an electroless plating process to deposit a metal layer on said patterned metal base material corresponding to said openings.
2. The electroless plated metal layer formation method as claimed in claim 1, further comprising the step of removing said isolation layer after deposition of said metal layer.
3. The electroless plated metal layer formation method as claimed in claim 1, wherein said metal base material is obtained from one of the metal materials including gold, nickel, copper, platinum, palladium, zinc, tin, silver, and chrome.
4. The electroless plated metal layer formation method as claimed in claim 1, wherein said metal layer is obtained from one of the metal materials including gold, nickel, copper, platinum, palladium, zinc, tin, silver, and chrome.
5. The electroless plated metal layer formation method as claimed in claim 1, wherein said metal base material is formed by means of the application of one of the methods including vapor deposition, electroplating, sputtering deposition, and electroless plating.
6. The electroless plated metal layer formation method as claimed in claim 1, wherein said metal layer is adapted for forming metal bumps, metal pads, or metal wires.
7. The electroless plated metal layer formation method as claimed in claim 1, further comprising the step of bonding metal wires to said metal layer.
8. The electroless plated metal layer formation method as claimed in claim 1, further comprising the step of forming a conducting bonding layer on said metal layer for flip-chip package.
9. The electroless plated metal layer formation method as claimed in claim 1, wherein said metal layer is obtained from gold, and said electroless plating process is employed with a reacting solution containing a metal salt obtained from gold cyanide, sulfite gold, gold trichloride.
US11/534,214 2005-11-22 2006-09-21 Metal layer formation method for diode chips/wafers Abandoned US20070116864A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/359,147 US20120122311A1 (en) 2006-09-21 2012-01-26 Metal layer formation method for diode chips/wafers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW094140951 2005-11-22
TW94140951A TWI279934B (en) 2005-11-22 2005-11-22 Method for fabricating metal layer of diode with electroless plating

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/359,147 Continuation-In-Part US20120122311A1 (en) 2006-09-21 2012-01-26 Metal layer formation method for diode chips/wafers

Publications (1)

Publication Number Publication Date
US20070116864A1 true US20070116864A1 (en) 2007-05-24

Family

ID=38053857

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/534,214 Abandoned US20070116864A1 (en) 2005-11-22 2006-09-21 Metal layer formation method for diode chips/wafers

Country Status (3)

Country Link
US (1) US20070116864A1 (en)
JP (1) JP2007142407A (en)
TW (1) TWI279934B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080032434A1 (en) * 2006-08-07 2008-02-07 Epistar Corporation Method for making a light emitting diode by electroless plating
US9705039B2 (en) 2015-03-16 2017-07-11 Kabushiki Kaisha Toshiba Semiconductor light emitting device
DE102014117972B4 (en) * 2013-12-05 2020-12-10 Infineon Technologies Dresden Gmbh Optoelectronic component and method for manufacturing an optoelectronic component
CN114823351A (en) * 2021-01-28 2022-07-29 欣兴电子股份有限公司 Metal bump structure and its manufacturing method and driving substrate

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112820657B (en) * 2021-01-05 2024-05-14 苏州工业园区纳米产业技术研究院有限公司 Method for solving abnormal wire bonding of aluminum pad

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648125A (en) * 1995-11-16 1997-07-15 Cane; Frank N. Electroless plating process for the manufacture of printed circuit boards
US20020060904A1 (en) * 2000-09-26 2002-05-23 Kazuhito Higuchi Electronic component, circuit device, method for manufacturing the circuit device, and semiconductor device
US20030219926A1 (en) * 2002-02-18 2003-11-27 Seiko Epson Corporation Semiconductor device and method of manufacturing the same, and electronic instrument

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6276618A (en) * 1985-09-30 1987-04-08 Toshiba Corp Electroless plating of diffused silicon wafer
JPH0279437A (en) * 1988-09-14 1990-03-20 Mitsubishi Electric Corp Manufacture of semiconductor device
JP2737702B2 (en) * 1995-06-07 1998-04-08 日本電気株式会社 Electroless plating method, embedding method and wiring forming method using the method
JP3498672B2 (en) * 2000-03-28 2004-02-16 トヨタ自動車株式会社 Semiconductor device and method of manufacturing semiconductor device
JP3964226B2 (en) * 2002-02-25 2007-08-22 東京エレクトロン株式会社 Wiring formation method
JP2004103975A (en) * 2002-09-12 2004-04-02 Citizen Watch Co Ltd Optical semiconductor element, method for manufacturing the same, and optical semiconductor device mounting optical semiconductor element

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648125A (en) * 1995-11-16 1997-07-15 Cane; Frank N. Electroless plating process for the manufacture of printed circuit boards
US20020060904A1 (en) * 2000-09-26 2002-05-23 Kazuhito Higuchi Electronic component, circuit device, method for manufacturing the circuit device, and semiconductor device
US20030219926A1 (en) * 2002-02-18 2003-11-27 Seiko Epson Corporation Semiconductor device and method of manufacturing the same, and electronic instrument

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080032434A1 (en) * 2006-08-07 2008-02-07 Epistar Corporation Method for making a light emitting diode by electroless plating
US8039279B2 (en) 2006-08-07 2011-10-18 Epistar Corporation Method for making a light emitting diode by electroless plating
DE102014117972B4 (en) * 2013-12-05 2020-12-10 Infineon Technologies Dresden Gmbh Optoelectronic component and method for manufacturing an optoelectronic component
US9705039B2 (en) 2015-03-16 2017-07-11 Kabushiki Kaisha Toshiba Semiconductor light emitting device
US20170250307A1 (en) * 2015-03-16 2017-08-31 Kabushiki Kaisha Toshiba Semiconductor light emitting device
US9960320B2 (en) * 2015-03-16 2018-05-01 Alpad Corporation Semiconductor light emitting device
US10505075B2 (en) 2015-03-16 2019-12-10 Alpad Corporation Semiconductor light emitting device
CN114823351A (en) * 2021-01-28 2022-07-29 欣兴电子股份有限公司 Metal bump structure and its manufacturing method and driving substrate

Also Published As

Publication number Publication date
TW200721530A (en) 2007-06-01
JP2007142407A (en) 2007-06-07
TWI279934B (en) 2007-04-21

Similar Documents

Publication Publication Date Title
TWI286372B (en) Semiconductor package substrate with protective metal layer on pads formed thereon and method for fabricating the same
US20060060981A1 (en) Production methods for a leadframe and electronic devices
CN202084524U (en) package board
TW200729371A (en) Semiconductor device and manufacturing method of the same, camera module
TWI233188B (en) Quad flat no-lead package structure and manufacturing method thereof
US20070116864A1 (en) Metal layer formation method for diode chips/wafers
TW200400591A (en) High density raised stud microjoining system and methods of fabricating the same
US7867892B2 (en) Packaging carrier with high heat dissipation and method for manufacturing the same
TW200816437A (en) An electronics package with an integrated circuit device having post wafer fabrication integrated passive components
JPH09199506A (en) Method for forming bump on semiconductor chip
JP2017036502A5 (en)
CN114899204A (en) Micro LED device preparation method, micro LED device and display device
JP2017036500A5 (en)
JP2017036501A5 (en)
JP6691835B2 (en) Method for manufacturing semiconductor package
TW488052B (en) Manufacture process of bumps of double layers or more
KR20190003025A (en) The glass circuit board and its fabrication method
US20070228541A1 (en) Method for fabricating chip package structure
CN110739237A (en) A new type of electroplating method for making large tin balls
US20060062978A1 (en) Film forming method, electronic device and electronic apparatus
CN101330065B (en) Method for preparing convex point, low metallic layer of convex point and production method thereof
JP2018012885A5 (en)
CN1173401C (en) Method for preparing metal bump with more than two layers formed by electroless plating
US20120122311A1 (en) Metal layer formation method for diode chips/wafers
CN100444324C (en) A method of making diode crystals by electroless plating

Legal Events

Date Code Title Description
AS Assignment

Owner name: YAKI INDUSTRIES CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, CHUN-PIN, MR.;REEL/FRAME:018287/0190

Effective date: 20060921

AS Assignment

Owner name: GOLDENCHEM CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YAKI INDUSTRIES CO., LTD.;REEL/FRAME:024971/0272

Effective date: 20100902

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载