US20070032075A1 - Deposition method for wiring thin film - Google Patents
Deposition method for wiring thin film Download PDFInfo
- Publication number
- US20070032075A1 US20070032075A1 US11/545,475 US54547506A US2007032075A1 US 20070032075 A1 US20070032075 A1 US 20070032075A1 US 54547506 A US54547506 A US 54547506A US 2007032075 A1 US2007032075 A1 US 2007032075A1
- Authority
- US
- United States
- Prior art keywords
- film
- deposited
- depositing
- layer
- deposition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32051—Deposition of metallic or metal-silicide layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
- H01L21/76858—After-treatment introducing at least one additional element into the layer by diffusing alloying elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76867—Barrier, adhesion or liner layers characterized by methods of formation other than PVD, CVD or deposition from a liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
- H01L2221/1068—Formation and after-treatment of conductors
- H01L2221/1073—Barrier, adhesion or liner layers
- H01L2221/1078—Multiple stacked thin films not being formed in openings in dielectrics
Definitions
- the present invention relates to a semiconductor element manufacturing method and to the construction of an element manufactured using the method, and particularly to a deposition method for a thin film used as wiring and a laminated construction for a thin film deposited using this method.
- a wiring thin film deposition method as shown in FIGS. 1-3 is carried out.
- an insulating film 2 for example, SiO 2 BPSG
- a barrier layer 3 for example, Ti, TiN or a laminate of the two
- an Al film is deposited with the semiconductor substrate heated to 150-400° C., by a sputtering method using an Al—Si—Cu target having Si added to 0.05-1.0% which is at least the solution limit of Al.
- Si is added to improve EM (electromigration) resistance.
- the reason for heating the semiconductor substrate at the time of Al deposition is to increase the size of the Al grains (crystal grain) to increase EM resistance, and to improve step coverage.
- an antireflection membrane (ARM) 5 that is, for example, Ti, TiN or a laminate of the two, is deposited, preferably by performing a photolithography process. After that, wiring is patterned using a well known photolithography method or etching method.
- This Si deposit 7 deposited in the Al film is not removed by etching gas in the Cl 2 family that is normally used at the time of etching the Al film in a subsequent step, and as a result remains as an Si residue.
- this Si residue 8 unfortunately acts as a mask at the time of etching the Al underneath the residue. Because of this, pattern defects arise, and if the size of the Si residue becomes larger than an interval between wires in the wiring pattern this will cause shorting between wires.
- An object of the present invention is to solve the problem of Si nodules that occurs when depositing an Al wiring film with a sputter method using an Al—Si—Cu target, and to provide a more stable deposition method for a wiring thin film that prevents Si nodules occurring.
- a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, and depositing an Al—Si—Cu film on the Ti film at a temperature of at least 400° C. According to this method, it is possible to achieve the above described object because an Al 3 film is formed between layers of the Ti film and the Al—Si—Cu film and excess Si is absorbed.
- a wiring thin film deposition method including the steps of depositing a Ti film on a semiconductor substrate, depositing an Al—Si—Cu film on the Ti film, and annealing the semiconductor substrate at a temperature of at least 400° C.
- the basic concept of this method is absorption of Si by an Al 3 Ti film.
- a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, depositing an Al 3 Ti film on the Ti film, and depositing an Al—Si—Cu film on the Al 3 Ti film at a temperature of at least 400° C., and the basic concept of this method is as described above.
- a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, depositing an Al 3 Ti film on the Ti film, depositing an Al—Si—Cu film on the Al 3 Ti film, and annealing the semiconductor substrate at a temperature of at least 400° C., and the basic concept of this method is as described above.
- a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, depositing an Al—Si—Cu film on the Ti film, depositing an Al 3 Ti film on the Al—Si—Cu film, and annealing the semiconductor substrate at a temperature of at least 400° C., and the basic concept of this method is also as described above.
- FIG. 1 is a first cross sectional drawing showing a process of the related art.
- FIG. 2 is a second cross sectional drawing showing a process of the related art.
- FIG. 3 is a third cross sectional drawing showing a process of the related art.
- FIGS. 4-1 through 4 - 3 show the mechanism of the related art process.
- FIG. 5 shows the disadvantages of the related art.
- FIG. 6 is a first cross sectional drawing showing a process of a first embodiment of the present invention.
- FIG. 7 is a second cross sectional drawing showing a process of the first embodiment of the present invention.
- FIG. 8 is a third cross sectional drawing showing a process of the first embodiment of the present invention.
- FIG. 9 is a first cross sectional drawing showing a process of a second embodiment of the present invention.
- FIG. 10 is a second cross sectional drawing showing a process of the second embodiment of the present invention.
- FIG. 11 is a first cross sectional drawing showing a process of a third embodiment of the present invention.
- FIG. 12 is a second cross sectional drawing showing a process of the third embodiment of the present invention.
- FIG. 13 is a third cross sectional drawing showing a process of the third embodiment of the present invention.
- FIG. 14 is a first cross sectional drawing showing a process of a fourth embodiment of the present invention.
- FIG. 15 is a second cross sectional drawing showing a process of the fourth embodiment of the present invention.
- FIG. 16 is a first cross sectional drawing showing a process of a fifth embodiment of the present invention.
- FIG. 17 is a second cross sectional drawing showing a process of the fifth embodiment of the present invention.
- FIG. 18 is a first cross sectional drawing showing a process of a sixth embodiment of the present invention.
- FIG. 19 is a second cross sectional drawing showing a process of the sixth embodiment of the present invention.
- an insulating film 21 for example SiO 2 , BPSG
- a Ti film 22 for example, is deposited to a thickness of 50 nm, as a barrier layer.
- An Al film 24 is then deposited to a thickness of 400-800 nm by a sputter method using an Al-1.0% Si-0.5% Cu target. The temperature when this Al film is deposited is at least 400° C.
- the Al film is deposited under high temperature conditions, reaction between the Al and Ti is promoted to form an Al 3 Ti alloy layer 24 . It is confirmed that the Al 3 Ti contacting this Al surface absorbs Si within the Al. For example, the extent of Si dissolved in the Al 3 Ti at 450° C. is about 15 weight %, which is extremely high.
- the temperature of the semiconductor substrate at the time of deposition of the Al film is at least 400° C., and the Al film is deposited.
- a TiN film for example, is deposited to a thickness of 50 nm, as an antireflection film, and then patterning is performed using a well known method.
- the barrier layer is Ti
- reaction between Al and Ti is promoted, and an Al 3 Ti alloy layer is formed.
- the Al 3 Ti contacting the Al surface absorbs Si in the Al film due to the high temperature processing at the time of depositing the Al film. Accordingly, the amount of Si on the Al film is reduced, and it is possible to suppress re-crystallization of Si during a process of cooling the wafer gradually from the film formation temperature. In this way, it is possible to prevent the formation of an enormous Si deposit, and by preventing pattern defects at the time of Al etching that would normally be caused by such an Si deposit it is possible to prevent short circuits between wires.
- an insulating film 31 for example SiO 2 , BPSG
- a Ti single layer film 32 for example, is deposited to a thickness of 50 nm, as a barrier layer.
- An Al film 33 is then deposited to a thickness of 400-800 nm by a sputter method using an Al-1.0% Si-0.5% Cu target.
- a TiN film is deposited to a thickness of 50 nm, as a barrier layer.
- the deposition conditions for each of the films can be the same as in the related art.
- the semiconductor substrate is annealed at a high temperature of at least 400° C.
- a high temperature of at least 400° C As a result of this annealing process reaction between the Al and Ti is promoted, and an Al 3 Ti alloy layer is formed. It was confirmed that Al 3 Ti coming to contact with this Al surface absorbed Si within the Al, as described above. Accordingly, with this embodiment diffusion of Si into the Al 3 Ti is promoted and the amount of Si in the Al is reduced, making it possible to prevent any Si deposit due to recrystallization.
- reaction between Al and Ti is promoted, by performing annealing processing at least 400° C., and an Al 3 Ti alloy layer is formed. Since the temperature of the Al 3 Ti alloy layer 35 coming to contact with this Al surface is high at the time of annealing, Si in the Al is absorbed. As a result, the amount of Si in the Al is reduced, and it is possible to suppress recrystallization growth of Si in a step of cooling the semiconductor substrate from the film deposition temperature. In doing this, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects at the time of Al etching caused by the Si deposit it is possible to prevent shorts between wires.
- an insulating film 41 for example SiO 2 , BPSG
- a Ti film 42 is deposited to a thickness of 50 nm, as a barrier layer.
- the film formation conditions up to the barrier layer can be the same as in the related art.
- an Al 3 Ti film 43 is previously deposited to a thickness of 10-20 nm by a sputter method using an Al 3 Ti target.
- An Al film 44 is then deposited to a thickness of 400-800 nm at a deposition temperature of at least 400° C.
- a TiN film is deposited to a thickness of 50 nm as an ant-reflection film.
- the Al 3 Ti film coming into contact with the Al absorbs Si in the Al at the time of film formation, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
- an insulating film 51 for example SiO 2 , BPSG
- a Ti film 52 is deposited to a thickness of 50 nm, as a barrier layer.
- the film formation conditions up to the barrier layer can be the same as in the related art.
- an Al 3 Ti film 53 is previously deposited to a thickness of 10-20 nm by a sputter method using an Al 3 Ti target.
- An Al film 54 is then deposited to a thickness of 400-800 nm by a sputter method using an Al-1.0% Si-0.5% Cu target.
- a TiN film 55 is deposited to a thickness of 50 nm as an anti-reflection film.
- the semiconductor substrate is annealed at a high temperature of at least 400° C. in order to promote absorption of Si into the Al 3 Ti film.
- the Al 3 Ti film is deposited before Al deposition using an Al 3 Ti target, and after depositing the antireflection film annealing is carried out at a high temperature of at least 400° C. in order to promote absorption of Si into the Al 3 Ti film.
- the Al 3 Ti film coming into contact with the Al absorbs Si in the Al film, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
- an insulating film 61 for example SiO 2 , BPSG
- a Ti film 62 is deposited as a barrier layer.
- an Al film 63 is deposited on the barrier layer 62 by a sputter method using Al-0.8% Si-0.3% Cu target.
- the film formation condtions up to the Al film can be the same as in the related art.
- an Al 3 Ti film 64 is deposited to a thickness of 10-20 nm by a sputter method using an Al 3 Ti target.
- a TiN anti-reflection film is deposited to a thickness of approximately 50 nm in the same way as in the related art
- annealing is carried out at a high temperature of at least 400° C. in order to promote absorption of Si into the Al 3 Ti film.
- the Al 3 Ti film 64 by depositing the Al 3 Ti film 64 by a sputter method using an Al 3 Ti target after Al film formation, and carrying out annealing at a high temperature of at least 400° C. in order to promote absorption of Si into the Al 3 Ti after deposition of the antireflection film, the Al 3 Ti film coming into contact with the Al is made to absorb Si in the Al film, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
- an insulating film 71 for example SiO 2 , BPSG
- a Ti film 72 is deposited to a thickness of 50 nm, as a barrier layer.
- An Al film 73 is deposited on the Ti film by a sputter method using an Al-0.8% Si-0.3% Cu target.
- the film formation conditions up to the Al film can be the same as in the related art.
- an Al 3 Ti film 74 is deposited to a thickness of 10-20 nm by a sputter method using an Al 3 Ti target. Deposition at this time is performed at a high temperature of at least 400° C.
- a TiN ant-reflection film 75 is deposited to a thickness of about 50 nm in the same way as in the related art.
- the Al 3 Ti film 74 is deposited at a temperature of at least 400° C. by a sputter method using an Al 3 Ti target, after Al film formation.
- the Al 3 Ti deposition is carried out at the high temperature of at least 400° C. in order to promote absorption of Si into the Al 3 Ti, the Al 3 Ti film coming into contact with the Al is made to absorb Si in the Al film, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
- Physical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
An Al3Ti film having a large amount of dissolved Si is deposited on a semiconductor substrate to form a laminate with an Al wiring film, and heat treatment is performed at a temperature of at least 400° C., to thereby absorb excessive Si into the Al3Ti film and to so prevent the occurrence of Si nodules. By depositing Al film at a temperature of at least 400° C. at the time of depositing the Al wiring film on the Al3Ti film, excessive Si is caused to be absorbed in the Al3Ti film. Further, at the time of depositing a Ti film on the semiconductor substrate and depositing the Al wiring film, the Al film is deposited at a temperature of at least 400° C., there is reaction between the Ti film within the laminate, causing an Al3Ti film to be produced, and excessive Si is absorbed in the Al3Ti film produced.
Description
- This is a divisional application of application Ser. No. 09/754,264, filed Jan. 5, 2001, which is hereby incorporated by reference in its entirety for all purposes.
- 1. Field of the Invention
- The present invention relates to a semiconductor element manufacturing method and to the construction of an element manufactured using the method, and particularly to a deposition method for a thin film used as wiring and a laminated construction for a thin film deposited using this method.
- 2. Description of the Related Art
- In the case of forming an element on a conventional semiconductor substrate, a wiring thin film deposition method as shown in
FIGS. 1-3 is carried out. First of all, an insulating film 2 (for example, SiO2 BPSG) is deposited on asemiconductor substrate 1 typically of a material such as silicon, and a barrier layer 3 (for example, Ti, TiN or a laminate of the two) is deposited. Next, an Al film is deposited with the semiconductor substrate heated to 150-400° C., by a sputtering method using an Al—Si—Cu target having Si added to 0.05-1.0% which is at least the solution limit of Al. - Here, Si is added to improve EM (electromigration) resistance. Also, the reason for heating the semiconductor substrate at the time of Al deposition is to increase the size of the Al grains (crystal grain) to increase EM resistance, and to improve step coverage. Next, an antireflection membrane (ARM) 5 that is, for example, Ti, TiN or a laminate of the two, is deposited, preferably by performing a photolithography process. After that, wiring is patterned using a well known photolithography method or etching method.
- However, with the Al thin film sputter deposited using an Al—Si—Cu target having Si added to at least the solution limit of Al as described above, there are the following problems. Specifically, at the time of depositing the Al film, deposited
Si particles 6 are dissolved in Al due to the high heating temperature of the deposition, and in a process of cooling the wafer gradually after deposition from the deposition temperature there is a nucleus of remaining Si that could not be dissolved. Recrystallization growth of the temporarily dissolved Si starts, as a result of which anenormous Si deposit 7 is formed (refer toFIG. 4 (1)-(3). ThisSi deposit 7 deposited in the Al film is not removed by etching gas in the Cl2 family that is normally used at the time of etching the Al film in a subsequent step, and as a result remains as an Si residue. As shown inFIG. 5 , this Si residue 8 unfortunately acts as a mask at the time of etching the Al underneath the residue. Because of this, pattern defects arise, and if the size of the Si residue becomes larger than an interval between wires in the wiring pattern this will cause shorting between wires. - An object of the present invention is to solve the problem of Si nodules that occurs when depositing an Al wiring film with a sputter method using an Al—Si—Cu target, and to provide a more stable deposition method for a wiring thin film that prevents Si nodules occurring.
- With the present invention, in order to achieve the above object, there is a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, and depositing an Al—Si—Cu film on the Ti film at a temperature of at least 400° C. According to this method, it is possible to achieve the above described object because an Al3 film is formed between layers of the Ti film and the Al—Si—Cu film and excess Si is absorbed.
- There is also provided a wiring thin film deposition method including the steps of depositing a Ti film on a semiconductor substrate, depositing an Al—Si—Cu film on the Ti film, and annealing the semiconductor substrate at a temperature of at least 400° C. The basic concept of this method is absorption of Si by an Al3Ti film.
- There is also provided a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, depositing an Al3Ti film on the Ti film, and depositing an Al—Si—Cu film on the Al3Ti film at a temperature of at least 400° C., and the basic concept of this method is as described above.
- There is also provided a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, depositing an Al3Ti film on the Ti film, depositing an Al—Si—Cu film on the Al3Ti film, and annealing the semiconductor substrate at a temperature of at least 400° C., and the basic concept of this method is as described above.
- Still further, there is provided a wiring thin film deposition method comprising the steps of depositing a Ti film on a semiconductor substrate, depositing an Al—Si—Cu film on the Ti film, depositing an Al3Ti film on the Al—Si—Cu film, and annealing the semiconductor substrate at a temperature of at least 400° C., and the basic concept of this method is also as described above.
-
FIG. 1 is a first cross sectional drawing showing a process of the related art. -
FIG. 2 is a second cross sectional drawing showing a process of the related art. -
FIG. 3 is a third cross sectional drawing showing a process of the related art. -
FIGS. 4-1 through 4-3 show the mechanism of the related art process. -
FIG. 5 shows the disadvantages of the related art. -
FIG. 6 is a first cross sectional drawing showing a process of a first embodiment of the present invention. -
FIG. 7 is a second cross sectional drawing showing a process of the first embodiment of the present invention. -
FIG. 8 is a third cross sectional drawing showing a process of the first embodiment of the present invention. -
FIG. 9 is a first cross sectional drawing showing a process of a second embodiment of the present invention. -
FIG. 10 is a second cross sectional drawing showing a process of the second embodiment of the present invention. -
FIG. 11 is a first cross sectional drawing showing a process of a third embodiment of the present invention. -
FIG. 12 is a second cross sectional drawing showing a process of the third embodiment of the present invention. -
FIG. 13 is a third cross sectional drawing showing a process of the third embodiment of the present invention. -
FIG. 14 is a first cross sectional drawing showing a process of a fourth embodiment of the present invention. -
FIG. 15 is a second cross sectional drawing showing a process of the fourth embodiment of the present invention. -
FIG. 16 is a first cross sectional drawing showing a process of a fifth embodiment of the present invention. -
FIG. 17 is a second cross sectional drawing showing a process of the fifth embodiment of the present invention. -
FIG. 18 is a first cross sectional drawing showing a process of a sixth embodiment of the present invention. -
FIG. 19 is a second cross sectional drawing showing a process of the sixth embodiment of the present invention. - A first embodiment of the present invention will now be described in detail using
FIG. 6 toFIG. 8 . First of all, an insulating film 21 (for example SiO2, BPSG) is deposited on asemiconductor substrate 20. Next, aTi film 22, for example, is deposited to a thickness of 50 nm, as a barrier layer. AnAl film 24 is then deposited to a thickness of 400-800 nm by a sputter method using an Al-1.0% Si-0.5% Cu target. The temperature when this Al film is deposited is at least 400° C. - In this way, if the Al film is deposited under high temperature conditions, reaction between the Al and Ti is promoted to form an Al3Ti
alloy layer 24. It is confirmed that the Al3Ti contacting this Al surface absorbs Si within the Al. For example, the extent of Si dissolved in the Al3Ti at 450° C. is about 15 weight %, which is extremely high. - Accordingly, with this embodiment, diffusion of Si into the Al3Ti is promoted and the amount of Si in the Al is reduced, so that there is no Si deposit due to recrystallization. Since this Al3Ti
alloy layer 24 is formed, the temperature of the semiconductor substrate at the time of deposition of the Al film is at least 400° C., and the Al film is deposited. After that, a TiN film, for example, is deposited to a thickness of 50 nm, as an antireflection film, and then patterning is performed using a well known method. - As described above, according to the present invention, in the case where the barrier layer is Ti, by depositing an Al film with a high wafer temperature of at least 400° C., reaction between Al and Ti is promoted, and an Al3Ti alloy layer is formed. The Al3Ti contacting the Al surface absorbs Si in the Al film due to the high temperature processing at the time of depositing the Al film. Accordingly, the amount of Si on the Al film is reduced, and it is possible to suppress re-crystallization of Si during a process of cooling the wafer gradually from the film formation temperature. In this way, it is possible to prevent the formation of an enormous Si deposit, and by preventing pattern defects at the time of Al etching that would normally be caused by such an Si deposit it is possible to prevent short circuits between wires.
- A second embodiment of the present invention will now be described using
FIG. 9 andFIG. 10 . First of all, an insulating film 31 (for example SiO2, BPSG) is deposited on asemiconductor substrate 30. Next, a Tisingle layer film 32, for example, is deposited to a thickness of 50 nm, as a barrier layer. AnAl film 33 is then deposited to a thickness of 400-800 nm by a sputter method using an Al-1.0% Si-0.5% Cu target. Then, a TiN film is deposited to a thickness of 50 nm, as a barrier layer. The deposition conditions for each of the films can be the same as in the related art. - Once deposition of the above films is completed, the semiconductor substrate is annealed at a high temperature of at least 400° C. As a result of this annealing process reaction between the Al and Ti is promoted, and an Al3Ti alloy layer is formed. It was confirmed that Al3Ti coming to contact with this Al surface absorbed Si within the Al, as described above. Accordingly, with this embodiment diffusion of Si into the Al3Ti is promoted and the amount of Si in the Al is reduced, making it possible to prevent any Si deposit due to recrystallization.
- As described above, according to the second embodiment, after deposition of an anti-reflection film has been completed in the case of a Ti barrier layer, reaction between Al and Ti is promoted, by performing annealing processing at least 400° C., and an Al3Ti alloy layer is formed. Since the temperature of the Al3
Ti alloy layer 35 coming to contact with this Al surface is high at the time of annealing, Si in the Al is absorbed. As a result, the amount of Si in the Al is reduced, and it is possible to suppress recrystallization growth of Si in a step of cooling the semiconductor substrate from the film deposition temperature. In doing this, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects at the time of Al etching caused by the Si deposit it is possible to prevent shorts between wires. - A third embodiment of the present invention will now be described using
FIG. 11 ,FIG. 12 andFIG. 13 . First of all, an insulating film 41 (for example SiO2, BPSG) is deposited on asemiconductor substrate 40. Next, aTi film 42 is deposited to a thickness of 50 nm, as a barrier layer. The film formation conditions up to the barrier layer can be the same as in the related art. With this embodiment, before deposition of Al, an Al3Ti film 43 is previously deposited to a thickness of 10-20 nm by a sputter method using an Al3Ti target. AnAl film 44 is then deposited to a thickness of 400-800 nm at a deposition temperature of at least 400° C. by a sputter method using an Al-1.0% Si-0.5% Cu target. The reason for making the deposition temperature of the Al film at least 400° C. is to promote absorption of Si into the Al3Ti. After that, a TiN film is deposited to a thickness of 50 nm as an ant-reflection film. - As described above, according to the third embodiment, by previously depositing the Al3Ti film before Al deposition using an Al3Ti target, and then depositing the Al film at a high temperature of at least 400° C., the Al3Ti film coming into contact with the Al absorbs Si in the Al at the time of film formation, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
- A fourth embodiment of the present invention will now be described using
FIG. 14 andFIG. 15 . First of all, an insulating film 51 (for example SiO2, BPSG) is deposited on asemiconductor substrate 50. Next, aTi film 52 is deposited to a thickness of 50 nm, as a barrier layer. The film formation conditions up to the barrier layer can be the same as in the related art. With this embodiment, before deposition of Al, an Al3Ti film 53 is previously deposited to a thickness of 10-20 nm by a sputter method using an Al3Ti target. AnAl film 54 is then deposited to a thickness of 400-800 nm by a sputter method using an Al-1.0% Si-0.5% Cu target. After that, aTiN film 55 is deposited to a thickness of 50 nm as an anti-reflection film. After deposition of the above films has been completed, the semiconductor substrate is annealed at a high temperature of at least 400° C. in order to promote absorption of Si into the Al3Ti film. - In this way, according to the fourth embodiment, the Al3Ti film is deposited before Al deposition using an Al3Ti target, and after depositing the antireflection film annealing is carried out at a high temperature of at least 400° C. in order to promote absorption of Si into the Al3Ti film. As a result of this annealing, the Al3Ti film coming into contact with the Al absorbs Si in the Al film, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
- A fifth embodiment of the present invention will now be described using
FIG. 16 andFIG. 17 . First of all, an insulating film 61 (for example SiO2, BPSG) is deposited on asemiconductor substrate 60. Then, aTi film 62 is deposited as a barrier layer. Next, anAl film 63 is deposited on thebarrier layer 62 by a sputter method using Al-0.8% Si-0.3% Cu target. The film formation condtions up to the Al film can be the same as in the related art. With this embodiment, after deposition of Al, an Al3Ti film 64 is deposited to a thickness of 10-20 nm by a sputter method using an Al3Ti target. After that a TiN anti-reflection film is deposited to a thickness of approximately 50 nm in the same way as in the related art After deposition of the antireflection film has been completed, annealing is carried out at a high temperature of at least 400° C. in order to promote absorption of Si into the Al3Ti film. - As described above, according to the fifth embodiment, by depositing the Al3Ti film 64 by a sputter method using an Al3Ti target after Al film formation, and carrying out annealing at a high temperature of at least 400° C. in order to promote absorption of Si into the Al3Ti after deposition of the antireflection film, the Al3Ti film coming into contact with the Al is made to absorb Si in the Al film, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
- A sixth embodiment of the present invention will now be described using
FIG. 18 andFIG. 19 . First of all, an insulating film 71 (for example SiO2, BPSG) is deposited on a semiconductor substrate. Next, aTi film 72 is deposited to a thickness of 50 nm, as a barrier layer. AnAl film 73 is deposited on the Ti film by a sputter method using an Al-0.8% Si-0.3% Cu target. The film formation conditions up to the Al film can be the same as in the related art. With this embodiment, after deposition of Al, an Al3Ti film 74 is deposited to a thickness of 10-20 nm by a sputter method using an Al3Ti target. Deposition at this time is performed at a high temperature of at least 400° C. After that a TiN ant-reflection film 75 is deposited to a thickness of about 50 nm in the same way as in the related art. - As described above, according to the sixth embodiment, the Al3Ti film 74 is deposited at a temperature of at least 400° C. by a sputter method using an Al3Ti target, after Al film formation. By carrying out the Al3Ti deposition at the high temperature of at least 400° C. in order to promote absorption of Si into the Al3Ti, the Al3Ti film coming into contact with the Al is made to absorb Si in the Al film, which reduces the amount of Si in the Al, and it is possible to suppress Si recrystallization growth in a step of cooling the wafer from the film formation temperature. In this way, it is possible to prevent formation of an enormous Si deposit, and by preventing pattern defects that would be caused by the Si deposit at the time of Al etching it is possible to prevent shorts between wires.
Claims (5)
1: A method of forming a wiring film, the method comprising:
providing a substrate;
depositing a Ti layer over said substrate;
depositing an Al layer on said Ti layer using an Al—Si—Cu target;
annealing the substrate at a temperature of at least 400° C. after said depositing an Al layer to form an Al3Ti layer on said Ti layer and to promote absorption of Si from said Al layer into said Al3Ti layer; and
pattern etching said Al layer after said annealing.
2: The method according to claim 1 , further comprising forming an insulating layer between said substrate and said Ti layer.
3: The method according to claim 1 , further comprising depositing a TiN layer on said Al layer.
4: The method according to claim 1 , wherein a thickness of the deposited Al layer is 400-800 nm.
5: The method according to claim 2 , wherein said insulating layer is an SiO2 layer or a BPSG layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/545,475 US20070032075A1 (en) | 2000-04-19 | 2006-10-11 | Deposition method for wiring thin film |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP117990/2000 | 2000-04-19 | ||
JP2000117990A JP2001308094A (en) | 2000-04-19 | 2000-04-19 | Method for depositing thin film of interconnection |
US09/754,264 US7135399B2 (en) | 2000-04-19 | 2001-01-05 | Deposition method for wiring thin film |
US11/545,475 US20070032075A1 (en) | 2000-04-19 | 2006-10-11 | Deposition method for wiring thin film |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/754,264 Division US7135399B2 (en) | 2000-04-19 | 2001-01-05 | Deposition method for wiring thin film |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070032075A1 true US20070032075A1 (en) | 2007-02-08 |
Family
ID=18629209
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/754,264 Expired - Fee Related US7135399B2 (en) | 2000-04-19 | 2001-01-05 | Deposition method for wiring thin film |
US11/545,475 Abandoned US20070032075A1 (en) | 2000-04-19 | 2006-10-11 | Deposition method for wiring thin film |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/754,264 Expired - Fee Related US7135399B2 (en) | 2000-04-19 | 2001-01-05 | Deposition method for wiring thin film |
Country Status (2)
Country | Link |
---|---|
US (2) | US7135399B2 (en) |
JP (1) | JP2001308094A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9437700B2 (en) | 2014-03-26 | 2016-09-06 | Kabushiki Kaisha Toyota Chuo Kenkyusho | Semiconductor device |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3953330B2 (en) | 2002-01-25 | 2007-08-08 | 三洋電機株式会社 | Display device |
JP3723507B2 (en) | 2002-01-29 | 2005-12-07 | 三洋電機株式会社 | Driving circuit |
JP2003308030A (en) | 2002-02-18 | 2003-10-31 | Sanyo Electric Co Ltd | Display device |
JP2003332058A (en) | 2002-03-05 | 2003-11-21 | Sanyo Electric Co Ltd | Electroluminescent panel and method of manufacturing the same |
CN100517422C (en) * | 2002-03-07 | 2009-07-22 | 三洋电机株式会社 | Wiring structure, manufacturing method thereof, and optical device |
JP3837344B2 (en) | 2002-03-11 | 2006-10-25 | 三洋電機株式会社 | Optical element and manufacturing method thereof |
KR100877268B1 (en) * | 2007-06-25 | 2009-01-07 | 주식회사 동부하이텍 | Improvement of Aluminum-Copper Interconnection in Semiconductor Metallization Process |
CN103187357B (en) * | 2011-12-28 | 2016-04-27 | 无锡华润上华科技有限公司 | Prevent method metal interconnecting wires being formed round metal residue |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5180687A (en) * | 1989-09-26 | 1993-01-19 | Canon Kabushiki Kaisha | Deposited film formation method utilizing selective deposition by use of alkyl aluminum hydride |
US5604155A (en) * | 1995-07-17 | 1997-02-18 | Winbond Electronics Corp. | Al-based contact formation process using Ti glue layer to prevent nodule-induced bridging |
US5646449A (en) * | 1992-10-02 | 1997-07-08 | Oki Electric Industry Co., Ltd. | Semiconductor device having a multi-layered conductive structure which includes an aluminum alloy layer, a high melting temperature metal layer, and a high melting temperature nitride layer |
US6051490A (en) * | 1991-11-29 | 2000-04-18 | Sony Corporation | Method of forming wirings |
US6268290B1 (en) * | 1991-11-19 | 2001-07-31 | Sony Corporation | Method of forming wirings |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960010056B1 (en) | 1992-12-10 | 1996-07-25 | 삼성전자 주식회사 | Semiconductor device and manufacturing method |
KR0144956B1 (en) | 1994-06-10 | 1998-08-17 | 김광호 | Wiring Structure of Semiconductor Device and Formation Method |
JPH09249966A (en) * | 1996-03-13 | 1997-09-22 | Mitsubishi Materials Corp | Sputtering target made of intermetallic compound dispersed type sintered aluminum alloy |
-
2000
- 2000-04-19 JP JP2000117990A patent/JP2001308094A/en active Pending
-
2001
- 2001-01-05 US US09/754,264 patent/US7135399B2/en not_active Expired - Fee Related
-
2006
- 2006-10-11 US US11/545,475 patent/US20070032075A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5180687A (en) * | 1989-09-26 | 1993-01-19 | Canon Kabushiki Kaisha | Deposited film formation method utilizing selective deposition by use of alkyl aluminum hydride |
US6268290B1 (en) * | 1991-11-19 | 2001-07-31 | Sony Corporation | Method of forming wirings |
US6051490A (en) * | 1991-11-29 | 2000-04-18 | Sony Corporation | Method of forming wirings |
US5646449A (en) * | 1992-10-02 | 1997-07-08 | Oki Electric Industry Co., Ltd. | Semiconductor device having a multi-layered conductive structure which includes an aluminum alloy layer, a high melting temperature metal layer, and a high melting temperature nitride layer |
US5604155A (en) * | 1995-07-17 | 1997-02-18 | Winbond Electronics Corp. | Al-based contact formation process using Ti glue layer to prevent nodule-induced bridging |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9437700B2 (en) | 2014-03-26 | 2016-09-06 | Kabushiki Kaisha Toyota Chuo Kenkyusho | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US7135399B2 (en) | 2006-11-14 |
JP2001308094A (en) | 2001-11-02 |
US20010034128A1 (en) | 2001-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070032075A1 (en) | Deposition method for wiring thin film | |
US4937652A (en) | Semiconductor device and method of manufacturing the same | |
US5712194A (en) | Semiconductor device including interlayer dielectric film layers and conductive film layers | |
EP0735586B1 (en) | Semi-conductor structures | |
JP2811131B2 (en) | Wiring connection structure of semiconductor device and method of manufacturing the same | |
KR950009934B1 (en) | Metalizing method of semiconductor device | |
JPH0752733B2 (en) | Method of forming wiring structure | |
US5155063A (en) | Method of fabricating semiconductor device including an al/tin/ti contact | |
CA1238429A (en) | Low resistivity hillock free conductors in vlsi devices | |
US5750439A (en) | Method of making aluminum alloy wiring with less silicon nodule | |
US4954852A (en) | Sputtered metallic silicide gate for GaAs integrated circuits | |
JP3099406B2 (en) | Multilayer wiring structure of integrated circuit | |
JPH0653216A (en) | Semiconductor device and its manufacture | |
JP2555949B2 (en) | Method for manufacturing semiconductor device | |
JP2737470B2 (en) | Method for manufacturing semiconductor device | |
JP2757797B2 (en) | Wiring layer forming method and apparatus therefor | |
US6777328B2 (en) | Method of forming multilayered conductive layers for semiconductor device | |
US20040203230A1 (en) | Semiconductor device having multilayered conductive layers | |
JP3270512B2 (en) | Method for manufacturing semiconductor device | |
JP2001068473A (en) | Semiconductor device and manufacture thereof | |
JP2785482B2 (en) | Method for manufacturing semiconductor device | |
JPH02235372A (en) | Semiconductor device and its manufacture | |
JPH07297189A (en) | Wiring film and its film formation method | |
JP3510943B2 (en) | Method for manufacturing semiconductor device | |
KR100454629B1 (en) | Method for forming conductive wiring in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: OKI SEMICONDUCTOR CO., LTD., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022408/0397 Effective date: 20081001 Owner name: OKI SEMICONDUCTOR CO., LTD.,JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022408/0397 Effective date: 20081001 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |