US20060200958A1 - Method of manufacture of ceramic composite wiring structures for semiconductor devices - Google Patents
Method of manufacture of ceramic composite wiring structures for semiconductor devices Download PDFInfo
- Publication number
- US20060200958A1 US20060200958A1 US11/430,152 US43015206A US2006200958A1 US 20060200958 A1 US20060200958 A1 US 20060200958A1 US 43015206 A US43015206 A US 43015206A US 2006200958 A1 US2006200958 A1 US 2006200958A1
- Authority
- US
- United States
- Prior art keywords
- ceramic
- network
- composite structure
- constructing
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000919 ceramic Substances 0.000 title claims abstract description 89
- 239000002131 composite material Substances 0.000 title claims abstract description 68
- 238000000034 method Methods 0.000 title claims abstract description 44
- 239000004065 semiconductor Substances 0.000 title claims abstract description 14
- 238000004519 manufacturing process Methods 0.000 title abstract description 6
- 239000003990 capacitor Substances 0.000 claims abstract description 17
- 239000002243 precursor Substances 0.000 claims description 22
- 239000003989 dielectric material Substances 0.000 claims description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 14
- 239000004020 conductor Substances 0.000 claims description 12
- 150000001734 carboxylic acid salts Chemical class 0.000 claims description 11
- 239000000377 silicon dioxide Substances 0.000 claims description 7
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 6
- 229920002037 poly(vinyl butyral) polymer Polymers 0.000 claims description 5
- 239000007921 spray Substances 0.000 claims description 2
- 239000002470 thermal conductor Substances 0.000 claims 2
- 238000009826 distribution Methods 0.000 abstract description 26
- 230000002411 adverse Effects 0.000 abstract 1
- 230000000694 effects Effects 0.000 abstract 1
- 239000002184 metal Substances 0.000 description 87
- 229910052751 metal Inorganic materials 0.000 description 87
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 24
- 239000000463 material Substances 0.000 description 19
- 229910052802 copper Inorganic materials 0.000 description 17
- 239000010949 copper Substances 0.000 description 17
- 229920005989 resin Polymers 0.000 description 17
- 239000011347 resin Substances 0.000 description 17
- 239000000758 substrate Substances 0.000 description 13
- 238000000354 decomposition reaction Methods 0.000 description 12
- 230000000903 blocking effect Effects 0.000 description 10
- 239000007787 solid Substances 0.000 description 9
- 230000001070 adhesive effect Effects 0.000 description 7
- 238000006243 chemical reaction Methods 0.000 description 7
- 238000010276 construction Methods 0.000 description 7
- 239000002904 solvent Substances 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 6
- 150000001735 carboxylic acids Chemical class 0.000 description 5
- 239000000499 gel Substances 0.000 description 5
- 239000011521 glass Substances 0.000 description 5
- -1 laminate Substances 0.000 description 5
- 229920003023 plastic Polymers 0.000 description 5
- 239000004033 plastic Substances 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 5
- 230000000712 assembly Effects 0.000 description 4
- 238000000429 assembly Methods 0.000 description 4
- 239000012700 ceramic precursor Substances 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 150000003839 salts Chemical class 0.000 description 4
- 229920002554 vinyl polymer Polymers 0.000 description 4
- 238000003466 welding Methods 0.000 description 4
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 3
- OBETXYAYXDNJHR-UHFFFAOYSA-N alpha-ethylcaproic acid Natural products CCCCC(CC)C(O)=O OBETXYAYXDNJHR-UHFFFAOYSA-N 0.000 description 3
- 150000004645 aluminates Chemical class 0.000 description 3
- 239000003985 ceramic capacitor Substances 0.000 description 3
- 238000011049 filling Methods 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- 239000012530 fluid Substances 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 239000012705 liquid precursor Substances 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 238000002360 preparation method Methods 0.000 description 3
- 238000005118 spray pyrolysis Methods 0.000 description 3
- 238000005979 thermal decomposition reaction Methods 0.000 description 3
- 239000011800 void material Substances 0.000 description 3
- OBETXYAYXDNJHR-SSDOTTSWSA-M (2r)-2-ethylhexanoate Chemical compound CCCC[C@@H](CC)C([O-])=O OBETXYAYXDNJHR-SSDOTTSWSA-M 0.000 description 2
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 2
- QIGBRXMKCJKVMJ-UHFFFAOYSA-N Hydroquinone Chemical compound OC1=CC=C(O)C=C1 QIGBRXMKCJKVMJ-UHFFFAOYSA-N 0.000 description 2
- 229910019142 PO4 Inorganic materials 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 239000012298 atmosphere Substances 0.000 description 2
- 239000010953 base metal Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000002939 deleterious effect Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 239000013110 organic ligand Substances 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 229910052574 oxide ceramic Inorganic materials 0.000 description 2
- 239000011224 oxide ceramic Substances 0.000 description 2
- 239000010452 phosphate Substances 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000011343 solid material Substances 0.000 description 2
- 238000010129 solution processing Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000001131 transforming effect Effects 0.000 description 2
- HYZJCKYKOHLVJF-UHFFFAOYSA-N 1H-benzimidazole Chemical compound C1=CC=C2NC=NC2=C1 HYZJCKYKOHLVJF-UHFFFAOYSA-N 0.000 description 1
- ZTQSAGDEMFDKMZ-UHFFFAOYSA-N Butyraldehyde Chemical compound CCCC=O ZTQSAGDEMFDKMZ-UHFFFAOYSA-N 0.000 description 1
- BWGAMQRBHKPVDT-UHFFFAOYSA-N CCCCC(C(O)=O)[AlH]C Chemical compound CCCCC(C(O)=O)[AlH]C BWGAMQRBHKPVDT-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 150000004703 alkoxides Chemical class 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 125000006615 aromatic heterocyclic group Chemical group 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 239000011230 binding agent Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000007767 bonding agent Substances 0.000 description 1
- 238000005219 brazing Methods 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- SHZIWNPUGXLXDT-UHFFFAOYSA-N caproic acid ethyl ester Natural products CCCCCC(=O)OCC SHZIWNPUGXLXDT-UHFFFAOYSA-N 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 238000004814 ceramic processing Methods 0.000 description 1
- 230000005465 channeling Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000005094 computer simulation Methods 0.000 description 1
- 238000006482 condensation reaction Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000003618 dip coating Methods 0.000 description 1
- 239000002270 dispersing agent Substances 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 150000002170 ethers Chemical class 0.000 description 1
- 125000002534 ethynyl group Chemical group [H]C#C* 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 239000002241 glass-ceramic Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 150000007524 organic acids Chemical class 0.000 description 1
- 239000000075 oxide glass Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229920000412 polyarylene Polymers 0.000 description 1
- 150000003071 polychlorinated biphenyls Chemical class 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 238000000197 pyrolysis Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- UNKOLEUDCQIVBV-UHFFFAOYSA-N tris(2-ethylhexanoyloxy)silyl 2-ethylhexanoate Chemical compound CCCCC(CC)C(=O)O[Si](OC(=O)C(CC)CCCC)(OC(=O)C(CC)CCCC)OC(=O)C(CC)CCCC UNKOLEUDCQIVBV-UHFFFAOYSA-N 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B15/00—Layered products comprising a layer of metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/142—Metallic substrates having insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0207—Cooling of mounted components using internal conductor planes parallel to the surface for thermal conduction, e.g. power planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
- H05K3/202—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using self-supporting metal foil pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0272—Adaptations for fluid transport, e.g. channels, holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09118—Moulded substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0369—Etching selective parts of a metal substrate through part of its thickness, e.g. using etch resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0058—Laminating printed circuit boards onto other substrates, e.g. metallic substrates
- H05K3/0061—Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4641—Manufacturing multilayer circuits by laminating two or more circuit boards having integrally laminated metal sheets or special power cores
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S428/00—Stock material or miscellaneous articles
- Y10S428/901—Printed circuit
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/43—Electric condenser making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
- Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
Definitions
- the present invention relates generally to circuit wiring boards and, more particularly, to ceramic composite circuit wiring boards and/or multichip modules and methods to construct the same.
- SIC Semiconductor integrated circuits
- semiconductor chips are being developed to operate at increasingly higher speeds and to handle larger volumes of data. This trend has caused the density of electrical interconnections required between the semiconductor chip and the larger electronic system to increase dramatically. Conversely, this ultra-large scale integration restricts the physical dimensions of the SIC.
- the industry convention has been to use a lead frame that electrically interconnects the SIC to a printed circuit board (“PCB”), and to envelop the chip and lead frame in a ceramic laminate package.
- the packaged SIC is socketed to the PCB, which electrically connects the SIC to the larger electronic system.
- the modern, more sophisticated SIC's generate greater amounts of heat than their predecessors. This heat, if not dissipated from the SIC, reduces circuit performance.
- Robust lead frames have been able to function as both electrical connection and heat sink, however, as the density of leads per unit area has increased, the physical dimension of the individual lead must be shrunk. Smaller lead sizes sharply limit their function as a heat sink. This has forced system manufacturers to dissipate thermal loads through unmanageably large heat sinks attached to the SICs, which hampers the drive towards smaller, mobile platforms.
- the operating speed of the more sophisticated SICs is increasingly limited by the printed circuit board.
- Conventional PCBs have routed electrical signals between system and SIC through an electrode network patterned on the PCB surface on which the semiconductor chip is mounted.
- the interconnections between the semiconductor chip and the electronic system must be low-resistance.
- Lower resistance electrical contact is achieved by shortening electrode length and by decreasing electrode resistivity.
- Shorter electrode lengths are engineered by embedding an electrical interconnection network within the circuit board rather than one patterned on the surface.
- the prior art discloses methods to construct multilayer ceramic composite printed circuit boards with electrical interconnection networks embedded within the circuit boards.
- circuit wiring board and multichip module designs that comprise electrode networks of conducting metal wire embedded within a low dielectric ceramic, such as silica or alumina, and simultaneously contain heat sinks, embedded within the ceramic to dissipate heat generated by the SIC would be highly desirable.
- the material comprising the MCM package body can be ceramic, plastic, laminate, or metal, but the substrate on which the devices are mounted does not contain internal electrical interconnects and/or heat sinks.
- Wiesa U.S. Pat. No. 5,375,039, discloses the construction of a printed circuit board with internal heat dissipation means channeling heat from power units mounted on the board to heat sinks, wherein the core of the printed circuit board comprises glass cloth.
- Chobot et al., U.S. Pat. No. 5,363,280 discloses methods to construct a multilayer ceramic circuit board in which some metal film layers function as electrode networks, and are separated from other metal film layers which function as heat sinks.
- Ohtaki et al. U.S. Pat. No.
- 5,300,163 discloses a process to fabricate a multilayer ceramic circuit board comprising a ceramic substrate, multiple layers of green tape with conductive paste patterns therein, and via holes with conductive paste to electrically interconnect the assembled layers.
- Cherukuri et al., U.S. Pat. No. 5,256,469 discloses a multilayered co-fired ceramic-on-metal circuit board prepared using ceramic green tapes and a system of low-temperature, high expansion glass ceramics.
- Capp et al., U.S. Pat. No. 5,113,315 discloses the construction of ceramic circuit board structures in which heat dissipation extensions are embedded in the ceramic member by laser drilling holes into the ceramic member and filling the holes with conductive metal using well-known metal deposition techniques.
- Plonski U.S. Pat. No. 4,679,321 discloses a method of making interconnection boards with coaxial wire interconnects on the external major surface of the board substrate that opposes the major surface upon which integrated circuits are mounted.
- Ushifusa et al. U.S. Pat. No. 4,598,167, discloses the construction of multilayered ceramic circuit board that comprises a plurality of integrally bonded ceramic layers, each having a patterned electrically conducting paste layer and through holes filled with electrical conductors for connecting the patterned electrically conducting layers on respective ceramic layers to form a predetermined wiring circuit.
- U.S. Pat. No. 4,551,357 discloses a manufacturing process for ceramic circuit boards that comprises firing a circuit pattern formed from an organic-laden conductive paste on the surface of a green-state ceramic with an organic binder.
- the preferred embodiments include a composite circuit wiring structure having one or more electrodes on one major surface of a dielectric member, and wherein a semiconductor integrated circuit (“SIC”) is placed in direct electrical contact with the electrodes which are electrically contacted, through an electrical interconnection network within the dielectric ceramic member, to an external input/output signal driver.
- SIC semiconductor integrated circuit
- the preferred embodiments provide a composite circuit wiring structure wherein the dielectric member also contains an embedded thermal distribution network.
- the preferred embodiments provide a composite circuit wiring structure having one or more electrodes on one major surface of a dielectric member, and wherein at least one SIC is placed on a mounting area and electrically contacted to at least one electrode through a conducting wire means.
- the preferred embodiments reduce thermally generated compressive or shear stresses between the circuit wiring board's dielectric member and the embedded electrical interconnection network or the embedded thermal distribution network through the use of networks with curved joints.
- this invention reduces thermally generated compressive or shear stresses between the circuit wiring board's dielectric member and the embedded electrical interconnection network or the embedded thermal distribution network through the application of organic resins with high thermal decomposition temperatures to the networks prior to embedding the networks in the ceramic member.
- the present invention permits the inclusion of blocking capacitors with the dielectric member of the composite wiring structure.
- the present invention provides the above-mentioned embodiments to be constructed with a ceramic or an organo-ceramic material as the dielectric member of the composite wiring structure.
- a preferred embodiment of this invention relates to a dielectric (ceramic or organo-ceramic) composite circuit wiring board having one or more electrodes on one major surface of a ceramic member and wherein a semiconductor integrated circuit (“SIC”) is placed in direct electrical contact with the electrodes.
- the SIC is electrically contacted, through an electrical interconnection network, made up of a conductive wire, preferably of copper wire, to other SIC's electrically contacted to other electrodes on the circuit wiring board's major surface, and/or to an external input/output signal driver that is electrically contacted to the ceramic circuit wiring board.
- the dielectric member also contains an embedded thermal distribution network of heat sinks, formed from elongated thermally conducting material such as metal, or hollow tubes in which a heat absorbing fluid is circulated.
- the embedded thermal distribution network is located in the vicinity of, but not in direct contact with, the electrodes making direct electrical contact with the SIC, and the terminal points of the embedded heat sinks protrude through a minor surface of the ceramic member to make thermal contact with a further heat sink or thermal reservoir that is external to the circuit wiring board.
- the dielectric member comprises aluminate or silicate ceramic phases.
- Silica ceramic phases are particularly preferred to reduce the level of signal attenuation through dielectric loss mechanisms at higher signal frequencies.
- Another metal member is bonded to the major surface of the circuit wiring board's ceramic member that opposes the major surface on which the SIC is contacted to the electrodes.
- the invention also encompasses methods to construct the circuit wiring board structure through low-temperature processing methods.
- solution precursors allows ceramic to be formed around the network assemblies by filling the area bordered by the mold materials, mounting supports, and the base metal member with liquid precursor and driving the chemical reaction that transforms the liquid precursor into the corresponding solid state ceramic.
- the invention preferably incorporates therein the use of metalorganic precursors, whereby metal precursors to the ceramic oxide are first reacted with a carboxylic acid, such as 2-ethylhexanoic acid, to form a solution of carboxylic acid salts in organic acid solution.
- a carboxylic acid such as 2-ethylhexanoic acid
- sol-gel techniques could also work as effectively and is considered to be within the spirit and scope of the invention.
- the area filled with liquid precursor is filled with ceramic after the transforming chemical reaction is completed.
- the transforming chemical reaction bonds the ceramic to the network assemblies, the metal member, and the walls of the bordering mold materials and/or mounting supports.
- the liquid properties of the solution allow precursor materials to uniformly envelop the network assemblies.
- metalorganic precursors When metalorganic precursors are used, pyrolytic action decomposes the carboxylic acid salts into their corresponding metal oxides. Unstable metal oxide radicals are formed as a result of pyrolysis, which rapidly bond to stable organic and inorganic surfaces that are part of the network assemblies, the base metal member, and the mold materials and/or mounting supports.
- the unstable metal oxide radicals also bond with other decomposing metal oxide radicals to form a contiguous ceramic network.
- the volume fraction of solid state ceramic is less than the volume solution precursor as the decomposition (or unwanted reaction) products are removed.
- a high solid content precursor solution which is often quite viscous; or to pyrolyze the precursor in situ as it is applied, as is the case when the precursors are spray pyrolyzed onto an already heated assembly.
- spray pyrolysis allows undesirable reaction by-products, such as the precursor solvent and decomposition products to be physically removed at a much faster rate than the ceramic precursors are applied and simultaneously formed into ceramic.
- spray pyrolysis allows a higher volume fraction of solid state ceramic to occupy the region into which it is being applied.
- the present invention also permits the formation of an organo-ceramic dielectric, if such a dielectric member is desired, through the incomplete decomposition of the dissolved metalorganic ceramic precursors.
- the present invention forms metalorganic precursors by directly or indirectly reacting the metal precursor(s) with a carboxylic acid solvent to produce a solution of carboxylic acid salt(s) dissolved within the carboxylic acid.
- 2-Ethylhexanoic acid is a preferred solvent and has a flash point of 210 degrees C.
- 2-Ethylhexanoate precursor salts will typically begin to decompose over temperatures in the range of 225-375 degrees C., depending upon the chemistry of salt's metal. Thermal decomposition is usually complete at temperatures above 400-475 degrees C.
- a composite organo-ceramic dielectric can be formed by spray-pyrolyzing the solution on to the circuit wiring board assembly heated to temperatures above the initial decomposition temperature(s) of the dissolved carboxylic acid salt(s), (225-375 degrees C.), yet below the temperatures at which the salt(s)'s organic ligands thoroughly decompose, (400-475 degrees C.).
- the carboxylic acid evaporates, depositing waxy carboxylic acid salts that decompose in situ.
- the resultant dielectric material is a matrix of fully deflagrated oxide ceramic with incompletely decomposed organic material, thereby producing an organo-ceramic dielectric member.
- a dielectric for example, the dielectric being either a “pure” ceramic or organo-ceramic) composite circuit wiring board that comprises a metal member including one or more electrodes, and one or more mounting areas, all on one major surface of a ceramic member. At least one SIC is placed on the mounting area and electrically contacted to at least one electrode through a conducting wire means.
- the SIC is in further electrical contact, through an electrical interconnection network to other SIC's in electrical contact with other electrodes on the dielectric circuit wiring board's major surface, or to an external input/output signal driver that is electrically contacted to the dielectric circuit wiring board either through yet another electrode on the circuit wiring board's major surface, or through a segment of conductive wire, preferably copper wire, connected to the electrical interconnection network, that protrudes through a minor surface of the circuit wiring board's dielectric member.
- the dielectric member also contains an embedded thermal distribution network which includes heat sinks formed from elongated thermally conducting material such as metal, or hollow tubes in which a heat absorbing fluid is circulated.
- the thermal distribution network may or may not be in thermal contact with the SIC through the mounting area, and the terminal points of the embedded heat sinks protrude through a minor surface of the dielectric member to make thermal contact with a thermal reservoir that is external to the circuit wiring board.
- the dielectric member may be composed of aluminate or silicate ceramic phases. Another metal member is bonded to the major surface of the circuit wiring board's dielectric member that opposes the major surface on which the SIC is contacted to the mounting area and the electrodes.
- the first deploys curves in the design of the embedded network structures to high stress points that result from sharp edged structures.
- the network structures are designed with curved, rather than sharp-cornered L-joints and T-joints the stress is more evenly distributed over the radial arcs, as opposed to building up intense compressive forces at the sharp critical points in the network.
- compressive stress is also reduced in the network by coating the (copper) metal wire forming the electrical interconnection network and the heat pipes forming the thermal dissipation network with an organic resin.
- FIG. 1A shows a top view of a preferred embodiment of the dielectric composite wiring structure of this invention
- FIG. 1B shows a front view, partially in cross section, of the preferred embodiment of the invention shown in FIG. 1A ;
- FIG. 2A shows a top view of another preferred embodiment of the dielectric composite wiring structure of this invention.
- FIG. 2B shows a front view, partially in cross section, of the preferred embodiment of the invention shown in FIG. 2A ;
- FIGS. 3A (exploded fashion), 3 B and 3 C show the details of the assembly methods used to construct the dielectric composite wiring structure of this invention
- FIGS. 3D (exploded fashion), 3 E and 3 F show further details of the assembly methods used to construct the dielectric composite wiring structure of this invention.
- FIG. 4A shows a top view of a further embodiment of the dielectric composite wiring structure of this invention.
- FIG. 4B shows a cross sectional side view of the embodiment of the invention taken along line IV-IV of FIG. 4A with thermal distribution network omitted for clarity;
- FIGS. 5A and 5B show, in pictorial fashion, portions of curved network members, embedded within the dielectric, utilized with the dielectric composite wiring structure of this invention.
- FIGS. 1A, 1B , 2 A and 2 B which illustrate the preferred embodiments of the composite structure 10 and 10 ′ of this invention, also referred to as a composite wiring structure
- FIGS. 3A-3F illustrate the sequential steps used to create the composite structure with an electrical network, interconnects and heat sinks internal to the composite's dielectric member.
- like reference numerals will be used throughout the following description to identify identical elements illustrated in all embodiments.
- the composite circuit wiring structure 10 although not limited thereto, is primarily used as a circuit wiring board, or, alternatively, as a multichip module.
- the composite structure 10 has a top conductive, preferably metal member 12 with an exterior major surface 14 upon which at least one SIC 16 eventually will be mounted. Any suitable series of conductive members 18 form an electrical contact between the top metal member 12 and the integrated circuits of the SIC 16 .
- the top metal member 12 functions as an electrode contact.
- the composite structure 10 of this invention further includes a ceramic or an organo-ceramic dielectric member 20 bonded preferably by a covalent bond to the interior major surface 22 of the top metal member electrode 12 , and an electrical interconnection network 24 .
- the electrical interconnection network 24 is made up of at least one conductive wire, preferably metal such as copper, embedded within the ceramic or organo-ceramic member 20 (also referred as dielectric member 20 ).
- the copper wire is bonded at one end to the interior major surface 22 of the top metal member electrode 12 in at least one location, that is, where the top metal member makes electrical contact to the SIC 16 .
- the at least one wire forming the electrical interconnection network 24 may optionally also have a wire termination 24 A that protrudes through an exterior minor surface of the dielectric member 20 to form an electrical contact, through the electrical interconnection network 24 , between a top metal member electrode 12 and at least one input/output signal driver 25 that is external to the circuit wiring board.
- a further embodiment of the present invention illustrative of the use of a mounting support utilized with the interconnection network 24 is described in detail with respect to FIGS. 4A and 4B . Electrical contact between the SIC 16 and an external signal input/output driver may alternatively be made between two top metal member electrodes that are linked through the metal, preferably copper, wire of electrical interconnection network 24 .
- the composite wiring structure 10 of this invention further includes a thermal distribution network 26 embedded within the dielectric member 20 and electrically insulated or isolated from the electrical interconnection network 24 .
- the thermal distribution network 26 includes at least one heat sink that is located in the vicinity of, but is not in contact with, the interior major surface 22 of the top metal member 12 at a location where the top metal member 12 makes electrical contact with the SIC.
- the heat sinks 28 forming the thermal distribution network 26 may be composed of elongated thermally conducting material, for instance, a high thermal conductivity metal such as copper, or the heat sinks may be alternatively composed of hollow tubes through which a thermally absorbing fluid is circulated.
- the heat sinks 28 forming the thermal distribution network 26 protrude through at least one exterior minor surface of the ceramic or organo-ceramic dielectric member 20 and are placed in thermal contact with a thermal reservoir(s) 30 .
- the thermal reservoir 30 may be simultaneously used as or connected to a mechanical fixture that secures the circuit wiring board to an electrical ground, or both.
- Both preferred embodiments of composite wiring structure 10 and 10 ′ of this invention also comprise a bottom metal member 32 bonded to the opposing major surface of the dielectric member 20 .
- the dielectric member 20 may be composed of an aluminate (Al 2 O 3 ) or silicate (SiO 2 ) based ceramic or organo-ceramic composite.
- the composite wiring structure 10 of the invention may be configured to electrically connect a single SIC to one or multiple external signal input/output drivers, or configured to interconnect multiple SICs mounted on the top metal member to each other as well as to one or multiple external input/output signal drivers.
- FIGS. 2A and 2B Another preferred embodiment of the invention is shown in FIGS. 2A and 2B wherein the composite wiring structure 10 ′ has the top metal member 12 segmented into electrode areas 34 and at least one mounting area 36 .
- the electrical interconnection network 24 is embedded within the dielectric member 20 and connects, through at least one conductive wire, preferably metal such as copper, the electrode areas 34 of the top metal member 12 to an external signal input/output driver.
- the SIC 16 bonded to a mounting area 36 of the top metal member 12 , is electrically connected to at least one electrode area 34 by means of a wire conductor 38 .
- the electrical interconnection network 24 may electrically connect the SIC 16 to the external signal input/output driver through at least one metal wire that protrudes through a minor surface of the dielectric member 20 , or through another free electrode area 34 that is part of the top metal member 12 .
- at least one heat sink 28 of the thermal distribution network 26 may, optionally, directly connect a mounting area 36 of the top metal member 12 to a thermal reservoir 30 (as shown at 40 ) external to the circuit wiring board through a heat sink protruding through a minor surface of the dielectric member 20 .
- a bottom metal member 32 is bonded to the exterior major surface of the dielectric member 20 that opposes the major surface that is bonded to the top metal member 12 .
- FIGS. 3 A-F for a detailed explanation of the methods to reduce the above referenced ceramic composite wiring structures 10 and 10 ′ to practice.
- the top metal member 12 preferably a copper sheet 0.5 mm to 3 mm in thickness, is used initially as a substrate upon which the electrical interconnection network 24 , thermal distribution network 26 and dielectric member 20 will be formed.
- Opposing areas are designated on both the exterior major surface 14 and the interior major surface 22 as electrode areas 34 , and, if designs as depicted in the embodiment of FIGS. 2A and 2A are produced, as mounting areas 36 .
- the remaining area(s) 42 that are not part of the designated areas 44 on the top metal member 12 may be selectively scribed, etched, or pressed to have lesser thickness than the designated areas on the major surface of the top metal member 12 that will become the exterior major surface 14 prior to using the copper sheet or metal member 12 as a substrate. It is preferred practice, during construction, to orient the exterior major surface 14 face down (that is, FIGS. 3 A-F would actually be viewed upside down) and to place mounting supports 46 which may be removed over the interior major surface in those regions of the remaining area(s) 42 that will not functionally serve as a part of the circuit wiring board.
- the mounting supports 46 may be made of a solid material that has bore holes of appropriate diameter to secure terminal points of those segments of heat sink 28 used to form the thermal distribution network 26 or even, in some cases, the wires of the electrical network 24 .
- a mounting support 54 as shown in FIGS. 4A and 4B may be utilized in conjunction with the metal wire used to form the electrical interconnection network 24 that protrude from the minor surface(s) of the dielectric member 20 . The actual details of the mounting support 54 is described in detail with respect to FIGS. 4A and 4B .
- the removable mounting supports 46 may be a form of plastic material that solidifies or gels into a solid or semi-solid mold after the segments of heat sink 28 and/or metal wire (preferably made of copper or other theramlly conductive material) are embedded in it, or it may take the form of a combination of solid material and plastic material.
- plastic, glass, ceramic, or metallic materials may usefully serve as the removable mounting supports 46 , provided the selected materials do not form a permanent bond with the copper substrate, retain their solid or semi-solid molded form at process temperatures ranging between 225-475 degrees C., and can be easily removed, preferably by soluble means that does not erode the dielectric member 20 , metal members 12 and 32 , and the network members 24 and 26 .
- removable mold materials include a plastic composite comprising polyvinyl formal, or polyvinyl butyral, loaded with hollow silica and a high temperature organic adhesive.
- Suitable high temperature adhesives include, but may not be limited to, aromatic heterocyclic polymers, such as benzimidazole polymers, or ethynyl-terminated polyimides with small additions of hydroquinone to retard thermal reactions of the ethynyl groups, or arylene-ethers, commercially available as Polymer 360 or Astrel 360.
- the removable mold materials are typically formed at temperatures ranging between 350 degrees C. and 470 degrees C. under pressures of 50 psi to 2000 psi, and should be made to withstand the ceramic processing temperatures (225 degrees C.
- the electrical interconnection network 24 and thermal dissipation network 26 are electrically insulated or isolated from one another in the finished body. Therefore, all portions of the electrical interconnection network 24 must not physically contact any portion of the thermal dissipation network 26 , and vice-versus, prior to and after the application of the dielectric member 20 . It is also imperative that an intertwining electrical interconnection network 24 and thermal dissipation network 26 are physically organized such that the distances separating the two are sufficient to ensure electrical isolation over anticipated voltages after the dielectric member 20 is inserted between them. Ideally, the thermal dissipation network 26 should be connected to an electrical ground.
- the mounting supports 46 also comprise, in part, removable material 48 that will not form part of the final circuit board, and the thermal heat reservoirs 30 to which the thermal distribution network 26 will be connected via the heat sinks 28 embedded in the dielectric member 20 that protrude through a minor surface of the dielectric member 20 .
- the heat sink/mounting supports can only be positioned in the remaining areas 42 that are adjacent to the minor surfaces of the dielectric member 20 through which only heat sinks 28 connected to the thermal distribution network will protrude.
- Those segments 50 of the copper wire used to form the electrical interconnection network 24 and those segments of heat sinks 28 used to form the thermal distribution network 26 that will protrude from the dielectric member 20 once the circuit wiring board is completed are embedded into the mounting supports 46 .
- those segments of heat sinks that will protrude from the minor surface(s) of the dielectric member 20 are attached through the material 48 of the mounting support to the thermal reservoir 30 .
- the mounting supports 46 with embedded segments of copper wire and heat sinks are then positioned on those regions of remaining areas 42 on the interior surface 22 of the top metal member 12 that will not functionally serve as part of the composite wiring board as shown in FIG. 3B .
- terminal points of the metal wire that form the electrical interconnection network 24 are then bonded to the interior surface 22 of the metal sheet at those substrate areas designated as electrode areas 34 as described with reference to FIG. 2A .
- Bonding the metal wire to the metal sheet can be achieved using a variety of brazing materials well-known to practitioners skilled in the art, electro-welding, arc-welding, or ultrasonic bonding. It is recommended to select a bonding technique that is appropriate to the electrical properties expected from the finished circuit wiring board.
- a preferred method of the invention is to use a bonding technique such as arc-welding to form a metal bond between the electrical interconnection network 24 and the designated electrode areas 34 of the copper metal sheet, although other conventional techniques may also be utilized.
- the electrical interconnection network 24 is formed by bending a bonded metal wire and electrically contacting it to another metal wire, or a plurality of such metal wires, so constructed in a manner that is consistent with the circuit wiring pattern specified for the SIC(s) and the external input/output signal drivers.
- arc-welding is the recommended means by which to form electrical interconnections between metal, preferably copper, wires so constructed, other conventional techniques may be also utilized.
- the invention may be used to construct a blind via by electing not to bond a copper wire so constructed with any other copper wires and terminating the blind via metal wire at another electrode area, or by terminating the blind via metal wire in a removable mounting support.
- a pre-constructed wire lattice used to form the electrical interconnection network 24 that is press-fit at its terminal points into inserts 52 drilled into the electrode areas 34 of the copper sheet substrate may alternatively be constructed, for instance, from a vacuum cast.
- This method of preparing the electrical interconnection network is depicted in FIG. 3B for convenience.
- contact sections of heat sinks 28 comprising the thermal distribution network 26 may be bonded to the mounting areas 36 using the methods described above for contacting terminal points of the electrical interconnection network 24 to the electrode areas 34 .
- mounting supports 46 may optionally be removed after the circuit wiring board “CWB” is fully assembled.
- the mounting support may, alternatively, remain as a permanent fixture in the finished CWB as a component.
- mounting support 54 electrically connects the conducting wire(s) 50 forming the electrical interconnection network 24 to input/output signal drivers (not shown) that are external to the CWB.
- FIGS. 4A and 4B An illustration of a completed form of this embodiment, inclusive of the electrically connecting permanent mounting support, is shown in FIGS. 4A and 4B .
- the dielectric material 20 A forming dielectric member 20 is applied as shown in FIG. 3C to the metal substrate and the network constructions by solution processing using methods that form a direct covalent bond between the metal members and the ceramic or organo-ceramic composite dielectric.
- Ceramic precursors can be dissolved in solution using techniques such as sol-gel, and/or metalorganic decomposition (“MOD”).
- the previously mentioned sol-gel techniques utilize metal alkoxide precursors to polymerize an inorganic ceramic network through alcohol condensation reactions.
- a fairly viscous precursor solution may be applied to the metal substrate and network constructions by pouring, spraying, spray-pyrolyzing, or screen-printing the precursor preparation into wells defined by the removable mounting supports 46 .
- the precursor solution is then reacted or decomposed in an oxidizing atmosphere to form the desired ceramic phase by heating the metalorganic precursors to temperatures above their decomposition points, (i.e., preferably 225-475 degrees C.), in the case of MOD-prepared ceramic, or by heating to accelerate polymerization and alcohol evaporation from sol-gel derived ceramic.
- Alumina with a relative dielectric permittivity of 10
- silica with a relative dielectric permittivity of 3.8
- Ceramic precursors may be reapplied and the reaction/decomposition process repeated, using increasingly lower viscosity solution preparations, to fill voids in the dielectric (ceramic) 20 A that may exist after the ceramic member is initially formed.
- Such voids may alternatively be filled by infiltrating or impregnating the ceramic member with a low-dielectric or stress relieving organic preparation, such as, polyvinyl formal, to form an organo-ceramic composite dielectric.
- Polyvinyl formal has a dielectric constant of 3, a dissipation factor of 0.02 and a dielectric strength (1 ⁇ 8 thickness) equal to 300 Volts/mm.
- Poylvinyl butyral which has a dielectric constant of 2.6 and a dissipation factor of 0.027 is another suitable impregnant.
- carboxylic acid salt precursors and the MOD process is a preferred embodiment of this invention.
- Alumina 2-ethylhexanoate is a preferred metalorganic precursor for alumina ceramic members
- silicon 2-ethylhexanoate is the preferred metalorganic precursor for silica ceramic members.
- Organo-ceramic composite dielectric materials may alternatively be formed by spray-pyrolyzing the solution on to the circuit wiring board assembly heated to temperatures above the initial decomposition temperature(s) of the dissolved carboxylic acid salt(s), (225-375 degrees C.), yet below the temperatures at which the salt(s)'s organic ligands thoroughly decompose, (400-475 degrees C.).
- the carboxylic acid evaporates, depositing waxy carboxylic acid salts that decompose in situ.
- the resultant dielectric material is a matrix of fully deflagrated oxide ceramic with incompletely decomposed organic material, thereby producing an organo-ceramic dielectric member.
- This organo-ceramic composite material can be maintained if the deposited dielectric and circuit wiring assembly is not exposed to temperatures above 400 degrees C., which would cause the organic fraction to rapidly decompose.
- the organic content in these spray-pyrolyzed organo-ceramic composite dielectrics can be increased by adding low-volatility resins, such as polyvinyl butyral, and/or high temperature adhesives that compatible with polyvinyl butyral to the carboxylic acid salt (“MOD”) solution.
- MOD carboxylic acid salt
- the dielectric material 20 A has been formed to completely envelop the electrical interconnection network 24 and the thermal distribution network 26 embedded within, its top surface is rough ground to prepare a microscopically coarse surface, i.e., with a median surface roughness that is greater than 35 microns.
- a microscopically coarse surface i.e., with a median surface roughness that is greater than 35 microns.
- the major surface of the ceramic face of a similarly prepared metal-ceramic composite comprising the bottom metal member 32 and a dielectric member 20 B, that may not necessarily have any electrical interconnection and thermal distribution networks internal to its body, is bonded to dielectric member 20 A.
- a low melting-temperature oxide glass 66 such as a silica-borate, silica-phosphate, or alumina-silica-phosphate or alumino-silica-borate phase
- the low-melting temperature bonding agent is applied to either or both major surfaces of dielectric members 20 A and 20 B at a temperature above the softening point of the glass phase, pressing the two composites together, dielectric-face to dielectric-face, and cooling the pressed body below the softening point of the glass.
- the two dielectric members 20 A and 20 B may alternatively be adhered to one another using a suitable polymer instead of the low melting temperature glass.
- the remaining areas 42 that will not form part of the finished wiring board are removed by etching those thinned portions of the top metal member 12 and the bottom metal member 32 .
- the partially completed composite needs to be designed and structured to expose the removable material 48 of the mounting support(s) 46 once remaining areas of the top metal member 12 and the bottom metal member 32 , respectively, have been dispersed.
- the removable material portions 48 of the mounting support(s) 46 are then dispersed to produce the completed composite circuit wiring board with internal copper wire electrical interconnection and thermal distribution networks as shown in FIG. 3E .
- At least one internal blocking capacitor preferably a solid state or ceramic capacitor (designated individually as capacitors 60 A and 60 B), connect at least one conducting wire 50 in the electrical interconnection network 24 to an electrical ground.
- the capacitance(s) of the internal blocking capacitor(s) 60 A and B are selected so as to reduce any unwanted parasitic electrical signal(s) (noise) and improve the signal-to-noise ratio of an electrical signal traveling through the electrical interconnection network 24 between the SIC and any input/out signal drivers (not shown) external to the CWB.
- the incorporation of the internal blocking capacitor(s) is illustrated in FIG. 4B , in which the metal member 32 that opposes the metal member 12 upon which the SIC is placed is configured to function as electrical ground.
- the internal blocking capacitor(s) 60 A may be embedded within the dielectric member 20 by fixing the internal blocking capacitor 60 A on the metal member 32 prior to applying that portion of the dielectric member 20 that will envelop the internal blocking capacitor 60 A.
- the capacitor 60 A may be electrically connected to at least one conducting wire 50 in the electrical interconnection network 24 by creating a hole or via 62 in the dielectric member 20 located above the internal blocking capacitor 60 A and filling the hole or via 62 with an electrically conducting substance 64 , such as a solder or a metal paste, that is also placed in electrical contact with the at least one conducting wire 50 .
- the present invention it is possible with the present invention to house the internal blocking capacitor 60 B within mounting support 54 that remains as a permanent fixture of the CWB.
- a hole or via 62 with an electrically conducting substance 64 is also placed in electrical contact with the at least one conducting wire 50 .
- the capacitor 60 B is used to electrically connect the SIC to input/output signal drivers external to CWB through the electrical interconnection network 24 .
- This preferred embodiment of the invention is also depicted in FIG. 4B .
- An example of the blocking capacitors that can be used with the present invention could be, but is not limited to, ceramic capacitors, preferably, multilayer ceramic capacitors.
- a fundamental problem with incorporating metal wire or pipe networks within a dielectric member relates to the large mismatch(es) in the coefficients of thermal expansion between the metal and ceramic dielectric compositions, and the internal stresses, fracturing, or deformation that are generated when the composite body is thermally cycled.
- This problem is particularly acute when copper, which has a coefficient of thermal expansion of 16.5 ⁇ 10 ⁇ 6 degrees C. ⁇ 1 , is embedded in pure silica, with a coefficient of thermal expansion of 0.5 ⁇ 10 ⁇ 6 degrees C. ⁇ 1 .
- the mismatch between alumina ceramic, which has a coefficient of thermal expansion equal to 8.8 ⁇ 10 ⁇ 6 degrees C. ⁇ 1 , and copper is less severe, but less problematic.
- Heat generated by the SIC 16 is dissipated into the circuit wiring board. As the thermal distribution network 26 transfers this heat to the heat sinks exterior to the circuit wiring board it will heat, expand and compress the dielectric member.
- the first deploys curves in the design of the embedded network structures to high stress points that result from sharp edged structures.
- the network structures are designed with curved, rather than sharp-cornered L-joints and T-joints as shown in FIGS. 5A and 5B , the stress is more evenly distributed over the radial arcs, as opposed to building up intense compressive forces at the sharp critical points in the network.
- Optimal radii of curvature for the network joints, and even the specific cross-sectional shapes of the copper wires or heat sinks used to form these networks is depended upon the thermal load imposed by the SIC and can be derived by any practitioner skilled in the art of computer simulation methods, such as the finite element method.
- compressive stress is also reduced in the network by coating the (copper) metal wire forming the electrical interconnection network 24 and the heat pipes 28 forming the thermal dissipation network 26 with an organic resin 56 as shown in FIG. 3A , such as a polyvinyl formal which decomposes at temperatures greater than 430 degrees C., comprising, in-part, a high-temperature adhesive.
- the resin can be applied by dip-coating a pre-constructed network into a resin bath prior to fixing it to the top metal member 12 and/or the mounting support 46 . It is preferred within the present invention to have the organic resin applied using the “pultrusion” method, whereby the metal wire member is drawn through a coating die that applies the resin as it is assembled into the electrical interconnection network 24 on the surface of the metal sheet substrate.
- the high decomposition temperature of the resin allows the resin to occupy space in the immediate vicinity of the network member.
- the ceramic member is formed and hardened to the surface of the organic resin at temperatures below the resin's decomposition temperature.
- the “soft” organic resin may be left in tact to act as a buffer that accommodates unequal lateral displacements between the metal network member and the ceramic member.
- the applied resin compound needs to be resistant to the solvent(s) used to disperse the removable material 48 in the mounting support(s) 46 if it is to remain an integral part of the composite.
- the resin can be removed by heating the composite in an oxidizing atmosphere to temperatures in excess of its thermal decomposition temperature, or by dissolving it in a suitable dispersant. Once the resin is removed, a void space is created between the hardened ceramic member and the metal wire and/or heat sinks. This void space allows the network member to slip relative to the surrounding dielectric member when the metal network member expands or contracts to a larger degree than the surrounding dielectric member.
- the depth of the void space, and, hence, the thickness of the organic resin coating is determined by the relative degree of play that would be required between the metal network member and the surrounding dielectric during maximal operational cycles for a given SIC.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Method of manufacture of a composite wiring structure for use with at least one semiconductor device, the structure having a first conductive member upon which the semiconductor device can be mounted for electrical connection thereto. A dielectric member, made of ceramic or organo-ceramic composite material, is bonded to the first conductive member and contains embedded therein a conductive network and a thermal distribution network. A second conductive member may be incorporated with the composite wiring structure, with a capacitor electrically connected between the conductive network and the second conductive member. Bonding between the dielectric member and the conductive members may be in the form of a direct covalent bond formed at a temperature insufficient to adversely effect the structural integrity of the conductive network and the thermal distribution network.
Description
- This Application is a divisional application of U.S. patent application Ser. No. 10/824,723, 15 Apr. 2004, U.S. Pat. No. ______, which is a divisional of application Ser. No. 09/990,615, 21 Nov. 2001, U.S. Pat. No. 6,742,249, which is a divisional of application Ser. No. 09/990,615, 25 Jun. 1999, U.S. Pat. No. 6,323,549, which is a continuation of application No. PCT/US97/23976, 29 Dec. 1997, and a continuation-in-part of application Ser. No. 09/004,928, 09 Jan. 1998, U.S. Pat. No. 6,143,432, which in turn is a continuation-in-part of application Ser. No. 08/697,739, 29 Aug. 1996, U.S. Pat. No. 5,707,715. Application No. PCT/US97/23976 also claims priority to provisional application No. 60/033,983 filed 30 Dec. 1996.
- The present invention relates generally to circuit wiring boards and, more particularly, to ceramic composite circuit wiring boards and/or multichip modules and methods to construct the same.
- Semiconductor integrated circuits (“SIC”) or semiconductor chips are being developed to operate at increasingly higher speeds and to handle larger volumes of data. This trend has caused the density of electrical interconnections required between the semiconductor chip and the larger electronic system to increase dramatically. Conversely, this ultra-large scale integration restricts the physical dimensions of the SIC. The drive to implement more sophisticated SIC's which require much larger numbers of electrical interconnections to be crammed into smaller physical dimensions creates a technical bottleneck, wherein SIC performance is increasingly limited by the circuit board/package connecting the chip to the larger electronic system.
- The industry convention has been to use a lead frame that electrically interconnects the SIC to a printed circuit board (“PCB”), and to envelop the chip and lead frame in a ceramic laminate package. The packaged SIC is socketed to the PCB, which electrically connects the SIC to the larger electronic system. The modern, more sophisticated SIC's generate greater amounts of heat than their predecessors. This heat, if not dissipated from the SIC, reduces circuit performance. Robust lead frames have been able to function as both electrical connection and heat sink, however, as the density of leads per unit area has increased, the physical dimension of the individual lead must be shrunk. Smaller lead sizes sharply limit their function as a heat sink. This has forced system manufacturers to dissipate thermal loads through unmanageably large heat sinks attached to the SICs, which hampers the drive towards smaller, mobile platforms.
- Furthermore, the operating speed of the more sophisticated SICs is increasingly limited by the printed circuit board. Conventional PCBs have routed electrical signals between system and SIC through an electrode network patterned on the PCB surface on which the semiconductor chip is mounted. To allow the SIC to operate at higher speed the interconnections between the semiconductor chip and the electronic system must be low-resistance. Lower resistance electrical contact is achieved by shortening electrode length and by decreasing electrode resistivity. Shorter electrode lengths are engineered by embedding an electrical interconnection network within the circuit board rather than one patterned on the surface. The prior art discloses methods to construct multilayer ceramic composite printed circuit boards with electrical interconnection networks embedded within the circuit boards. However, these methods are performance-limited because the embedded electrode network is composed of metallic films, conducting pastes, or both, which have much higher electrical resistance than the wire form of the same conducting metal. Lower-resistance at higher signal frequency is also enhanced by forming the wiring board from low dielectric constant materials. Therefore, circuit wiring board and multichip module designs that comprise electrode networks of conducting metal wire embedded within a low dielectric ceramic, such as silica or alumina, and simultaneously contain heat sinks, embedded within the ceramic to dissipate heat generated by the SIC would be highly desirable.
- Relevant prior art includes the following patents. Fujita et al., U.S. Pat. No. 5,396,034, discloses methods to construct a thin film ceramic multilayer wiring hybrid board. Bonham et al., U.S. Pat. No. 5,396,032, discloses the construction of a multi-chip module (“MCM”) with two sets of lead frames, one set supplying input/output bond pads, and another independent set to provide electrical contact to test pins that can be used to isolate and examine the performance of one or multiple devices mounted on a substrate within a cavity of said MCM, wherein the device(s) is (are) wire bonded to said pads. The material comprising the MCM package body can be ceramic, plastic, laminate, or metal, but the substrate on which the devices are mounted does not contain internal electrical interconnects and/or heat sinks. Wiesa, U.S. Pat. No. 5,375,039, discloses the construction of a printed circuit board with internal heat dissipation means channeling heat from power units mounted on the board to heat sinks, wherein the core of the printed circuit board comprises glass cloth. Chobot et al., U.S. Pat. No. 5,363,280, discloses methods to construct a multilayer ceramic circuit board in which some metal film layers function as electrode networks, and are separated from other metal film layers which function as heat sinks. Ohtaki et al., U.S. Pat. No. 5,300,163, discloses a process to fabricate a multilayer ceramic circuit board comprising a ceramic substrate, multiple layers of green tape with conductive paste patterns therein, and via holes with conductive paste to electrically interconnect the assembled layers. Cherukuri et al., U.S. Pat. No. 5,256,469, discloses a multilayered co-fired ceramic-on-metal circuit board prepared using ceramic green tapes and a system of low-temperature, high expansion glass ceramics. Capp et al., U.S. Pat. No. 5,113,315, discloses the construction of ceramic circuit board structures in which heat dissipation extensions are embedded in the ceramic member by laser drilling holes into the ceramic member and filling the holes with conductive metal using well-known metal deposition techniques. Plonski, U.S. Pat. No. 4,679,321, discloses a method of making interconnection boards with coaxial wire interconnects on the external major surface of the board substrate that opposes the major surface upon which integrated circuits are mounted. Ushifusa et al., U.S. Pat. No. 4,598,167, discloses the construction of multilayered ceramic circuit board that comprises a plurality of integrally bonded ceramic layers, each having a patterned electrically conducting paste layer and through holes filled with electrical conductors for connecting the patterned electrically conducting layers on respective ceramic layers to form a predetermined wiring circuit. Takeuchi, U.S. Pat. No. 4,551,357, discloses a manufacturing process for ceramic circuit boards that comprises firing a circuit pattern formed from an organic-laden conductive paste on the surface of a green-state ceramic with an organic binder.
- It is therefore an object of the present invention to provide a composite wiring structure which enhances SIC performance.
- It is another object of this invention to provide a composite circuit wiring structure which increases the allowable operating speeds of SICs.
- It is a further object of this invention to reduce compressive and shear stresses within the composite structure.
- It is another further object of this invention to provide a composite circuit wiring board structure wherein the structure's dielectric member is either a ceramic or an organo-ceramic composite.
- It is still another object of this invention to provide a highly efficient and effective ceramic composite wiring structure for SICs and the method of manufacture thereof.
- The objects set forth above as well as further objects and advantages of the present invention are achieved by the preferred embodiments of the invention described herein.
- The preferred embodiments include a composite circuit wiring structure having one or more electrodes on one major surface of a dielectric member, and wherein a semiconductor integrated circuit (“SIC”) is placed in direct electrical contact with the electrodes which are electrically contacted, through an electrical interconnection network within the dielectric ceramic member, to an external input/output signal driver.
- Still further the preferred embodiments provide a composite circuit wiring structure wherein the dielectric member also contains an embedded thermal distribution network.
- Even further the preferred embodiments provide a composite circuit wiring structure having one or more electrodes on one major surface of a dielectric member, and wherein at least one SIC is placed on a mounting area and electrically contacted to at least one electrode through a conducting wire means.
- Still further the preferred embodiments reduce thermally generated compressive or shear stresses between the circuit wiring board's dielectric member and the embedded electrical interconnection network or the embedded thermal distribution network through the use of networks with curved joints.
- Even further this invention reduces thermally generated compressive or shear stresses between the circuit wiring board's dielectric member and the embedded electrical interconnection network or the embedded thermal distribution network through the application of organic resins with high thermal decomposition temperatures to the networks prior to embedding the networks in the ceramic member.
- Still further the present invention permits the inclusion of blocking capacitors with the dielectric member of the composite wiring structure.
- Even further still the present invention provides the above-mentioned embodiments to be constructed with a ceramic or an organo-ceramic material as the dielectric member of the composite wiring structure.
- More specifically a preferred embodiment of this invention relates to a dielectric (ceramic or organo-ceramic) composite circuit wiring board having one or more electrodes on one major surface of a ceramic member and wherein a semiconductor integrated circuit (“SIC”) is placed in direct electrical contact with the electrodes. The SIC is electrically contacted, through an electrical interconnection network, made up of a conductive wire, preferably of copper wire, to other SIC's electrically contacted to other electrodes on the circuit wiring board's major surface, and/or to an external input/output signal driver that is electrically contacted to the ceramic circuit wiring board. This is accomplished either through yet another electrode on the circuit wiring board's major surface, or through a segment of conductive wire, connected to the electrical interconnection network, that protrudes through a minor surface of the circuit wiring board's dielectric member. The dielectric member also contains an embedded thermal distribution network of heat sinks, formed from elongated thermally conducting material such as metal, or hollow tubes in which a heat absorbing fluid is circulated. The embedded thermal distribution network is located in the vicinity of, but not in direct contact with, the electrodes making direct electrical contact with the SIC, and the terminal points of the embedded heat sinks protrude through a minor surface of the ceramic member to make thermal contact with a further heat sink or thermal reservoir that is external to the circuit wiring board.
- As an example, the dielectric member comprises aluminate or silicate ceramic phases. Silica ceramic phases are particularly preferred to reduce the level of signal attenuation through dielectric loss mechanisms at higher signal frequencies. Another metal member is bonded to the major surface of the circuit wiring board's ceramic member that opposes the major surface on which the SIC is contacted to the electrodes. The invention also encompasses methods to construct the circuit wiring board structure through low-temperature processing methods.
- The use of solution precursors allows ceramic to be formed around the network assemblies by filling the area bordered by the mold materials, mounting supports, and the base metal member with liquid precursor and driving the chemical reaction that transforms the liquid precursor into the corresponding solid state ceramic. The invention preferably incorporates therein the use of metalorganic precursors, whereby metal precursors to the ceramic oxide are first reacted with a carboxylic acid, such as 2-ethylhexanoic acid, to form a solution of carboxylic acid salts in organic acid solution. However, other solution processing techniques, such as sol-gel techniques, could also work as effectively and is considered to be within the spirit and scope of the invention.
- The area filled with liquid precursor is filled with ceramic after the transforming chemical reaction is completed. As described below, the transforming chemical reaction bonds the ceramic to the network assemblies, the metal member, and the walls of the bordering mold materials and/or mounting supports. The liquid properties of the solution allow precursor materials to uniformly envelop the network assemblies. When metalorganic precursors are used, pyrolytic action decomposes the carboxylic acid salts into their corresponding metal oxides. Unstable metal oxide radicals are formed as a result of pyrolysis, which rapidly bond to stable organic and inorganic surfaces that are part of the network assemblies, the base metal member, and the mold materials and/or mounting supports. The unstable metal oxide radicals also bond with other decomposing metal oxide radicals to form a contiguous ceramic network.
- The volume fraction of solid state ceramic is less than the volume solution precursor as the decomposition (or unwanted reaction) products are removed. Thus, it is advantageous to utilize a high solid content precursor solution, which is often quite viscous; or to pyrolyze the precursor in situ as it is applied, as is the case when the precursors are spray pyrolyzed onto an already heated assembly.
- The action of spray pyrolysis allows undesirable reaction by-products, such as the precursor solvent and decomposition products to be physically removed at a much faster rate than the ceramic precursors are applied and simultaneously formed into ceramic. Thus, spray pyrolysis allows a higher volume fraction of solid state ceramic to occupy the region into which it is being applied.
- The present invention also permits the formation of an organo-ceramic dielectric, if such a dielectric member is desired, through the incomplete decomposition of the dissolved metalorganic ceramic precursors. The present invention forms metalorganic precursors by directly or indirectly reacting the metal precursor(s) with a carboxylic acid solvent to produce a solution of carboxylic acid salt(s) dissolved within the carboxylic acid. 2-Ethylhexanoic acid is a preferred solvent and has a flash point of 210 degrees C. 2-Ethylhexanoate precursor salts will typically begin to decompose over temperatures in the range of 225-375 degrees C., depending upon the chemistry of salt's metal. Thermal decomposition is usually complete at temperatures above 400-475 degrees C. A composite organo-ceramic dielectric can be formed by spray-pyrolyzing the solution on to the circuit wiring board assembly heated to temperatures above the initial decomposition temperature(s) of the dissolved carboxylic acid salt(s), (225-375 degrees C.), yet below the temperatures at which the salt(s)'s organic ligands thoroughly decompose, (400-475 degrees C.). During spray-pyrolytic decomposition the carboxylic acid evaporates, depositing waxy carboxylic acid salts that decompose in situ. When the circuit wiring board assembly is heated to an appropriate temperature, the resultant dielectric material is a matrix of fully deflagrated oxide ceramic with incompletely decomposed organic material, thereby producing an organo-ceramic dielectric member.
- Another embodiment of the present invention relates to a dielectric (for example, the dielectric being either a “pure” ceramic or organo-ceramic) composite circuit wiring board that comprises a metal member including one or more electrodes, and one or more mounting areas, all on one major surface of a ceramic member. At least one SIC is placed on the mounting area and electrically contacted to at least one electrode through a conducting wire means. The SIC is in further electrical contact, through an electrical interconnection network to other SIC's in electrical contact with other electrodes on the dielectric circuit wiring board's major surface, or to an external input/output signal driver that is electrically contacted to the dielectric circuit wiring board either through yet another electrode on the circuit wiring board's major surface, or through a segment of conductive wire, preferably copper wire, connected to the electrical interconnection network, that protrudes through a minor surface of the circuit wiring board's dielectric member. The dielectric member also contains an embedded thermal distribution network which includes heat sinks formed from elongated thermally conducting material such as metal, or hollow tubes in which a heat absorbing fluid is circulated. The thermal distribution network may or may not be in thermal contact with the SIC through the mounting area, and the terminal points of the embedded heat sinks protrude through a minor surface of the dielectric member to make thermal contact with a thermal reservoir that is external to the circuit wiring board. The dielectric member may be composed of aluminate or silicate ceramic phases. Another metal member is bonded to the major surface of the circuit wiring board's dielectric member that opposes the major surface on which the SIC is contacted to the mounting area and the electrodes.
- Two methods are employed within the present invention to reduce the deleterious effects of stress on the dielectric member and the embedded network structures. The first deploys curves in the design of the embedded network structures to high stress points that result from sharp edged structures. When the network structures are designed with curved, rather than sharp-cornered L-joints and T-joints the stress is more evenly distributed over the radial arcs, as opposed to building up intense compressive forces at the sharp critical points in the network. Second, compressive stress is also reduced in the network by coating the (copper) metal wire forming the electrical interconnection network and the heat pipes forming the thermal dissipation network with an organic resin.
- For a better understanding of the present invention, together with other and further objects thereof, reference is made to the following description taken in conjunction with the accompanying drawings and its scope will be pointed out in the appended claims.
-
FIG. 1A shows a top view of a preferred embodiment of the dielectric composite wiring structure of this invention; -
FIG. 1B shows a front view, partially in cross section, of the preferred embodiment of the invention shown inFIG. 1A ; -
FIG. 2A shows a top view of another preferred embodiment of the dielectric composite wiring structure of this invention; -
FIG. 2B shows a front view, partially in cross section, of the preferred embodiment of the invention shown inFIG. 2A ; -
FIGS. 3A (exploded fashion), 3B and 3C show the details of the assembly methods used to construct the dielectric composite wiring structure of this invention; -
FIGS. 3D (exploded fashion), 3E and 3F show further details of the assembly methods used to construct the dielectric composite wiring structure of this invention; -
FIG. 4A shows a top view of a further embodiment of the dielectric composite wiring structure of this invention; -
FIG. 4B shows a cross sectional side view of the embodiment of the invention taken along line IV-IV ofFIG. 4A with thermal distribution network omitted for clarity; and -
FIGS. 5A and 5B show, in pictorial fashion, portions of curved network members, embedded within the dielectric, utilized with the dielectric composite wiring structure of this invention. - Reference is now made to
FIGS. 1A, 1B , 2A and 2B which illustrate the preferred embodiments of thecomposite structure FIGS. 3A-3F illustrate the sequential steps used to create the composite structure with an electrical network, interconnects and heat sinks internal to the composite's dielectric member. For ease of understanding of this invention, like reference numerals will be used throughout the following description to identify identical elements illustrated in all embodiments. - The composite
circuit wiring structure 10, although not limited thereto, is primarily used as a circuit wiring board, or, alternatively, as a multichip module. In the preferred embodiment of the invention shown inFIGS. 1A and 1B , thecomposite structure 10 has a top conductive, preferablymetal member 12 with an exteriormajor surface 14 upon which at least oneSIC 16 eventually will be mounted. Any suitable series ofconductive members 18 form an electrical contact between thetop metal member 12 and the integrated circuits of theSIC 16. With the preferred embodiment of the invention shown inFIGS. 1A and 1B , thetop metal member 12 functions as an electrode contact. Thecomposite structure 10 of this invention further includes a ceramic or an organo-ceramic dielectric member 20 bonded preferably by a covalent bond to the interiormajor surface 22 of the topmetal member electrode 12, and anelectrical interconnection network 24. Theelectrical interconnection network 24 is made up of at least one conductive wire, preferably metal such as copper, embedded within the ceramic or organo-ceramic member 20 (also referred as dielectric member 20). The copper wire is bonded at one end to the interiormajor surface 22 of the topmetal member electrode 12 in at least one location, that is, where the top metal member makes electrical contact to theSIC 16. The at least one wire forming theelectrical interconnection network 24 may optionally also have a wire termination 24A that protrudes through an exterior minor surface of thedielectric member 20 to form an electrical contact, through theelectrical interconnection network 24, between a topmetal member electrode 12 and at least one input/output signal driver 25 that is external to the circuit wiring board. A further embodiment of the present invention illustrative of the use of a mounting support utilized with theinterconnection network 24 is described in detail with respect toFIGS. 4A and 4B . Electrical contact between theSIC 16 and an external signal input/output driver may alternatively be made between two top metal member electrodes that are linked through the metal, preferably copper, wire ofelectrical interconnection network 24. - The
composite wiring structure 10 of this invention further includes athermal distribution network 26 embedded within thedielectric member 20 and electrically insulated or isolated from theelectrical interconnection network 24. Thethermal distribution network 26 includes at least one heat sink that is located in the vicinity of, but is not in contact with, the interiormajor surface 22 of thetop metal member 12 at a location where thetop metal member 12 makes electrical contact with the SIC. The heat sinks 28 forming thethermal distribution network 26 may be composed of elongated thermally conducting material, for instance, a high thermal conductivity metal such as copper, or the heat sinks may be alternatively composed of hollow tubes through which a thermally absorbing fluid is circulated. The heat sinks 28 forming thethermal distribution network 26 protrude through at least one exterior minor surface of the ceramic or organo-ceramic dielectric member 20 and are placed in thermal contact with a thermal reservoir(s) 30. - The
thermal reservoir 30 may be simultaneously used as or connected to a mechanical fixture that secures the circuit wiring board to an electrical ground, or both. Both preferred embodiments ofcomposite wiring structure bottom metal member 32 bonded to the opposing major surface of thedielectric member 20. - The
dielectric member 20 may be composed of an aluminate (Al2O3) or silicate (SiO2) based ceramic or organo-ceramic composite. Thecomposite wiring structure 10 of the invention may be configured to electrically connect a single SIC to one or multiple external signal input/output drivers, or configured to interconnect multiple SICs mounted on the top metal member to each other as well as to one or multiple external input/output signal drivers. - Another preferred embodiment of the invention is shown in
FIGS. 2A and 2B wherein thecomposite wiring structure 10′ has thetop metal member 12 segmented intoelectrode areas 34 and at least one mountingarea 36. In this embodiment of the invention theelectrical interconnection network 24 is embedded within thedielectric member 20 and connects, through at least one conductive wire, preferably metal such as copper, theelectrode areas 34 of thetop metal member 12 to an external signal input/output driver. TheSIC 16, bonded to a mountingarea 36 of thetop metal member 12, is electrically connected to at least oneelectrode area 34 by means of awire conductor 38. Theelectrical interconnection network 24 may electrically connect theSIC 16 to the external signal input/output driver through at least one metal wire that protrudes through a minor surface of thedielectric member 20, or through anotherfree electrode area 34 that is part of thetop metal member 12. In addition, in this embodiment of the invention, at least oneheat sink 28 of thethermal distribution network 26 may, optionally, directly connect a mountingarea 36 of thetop metal member 12 to a thermal reservoir 30 (as shown at 40) external to the circuit wiring board through a heat sink protruding through a minor surface of thedielectric member 20. Abottom metal member 32 is bonded to the exterior major surface of thedielectric member 20 that opposes the major surface that is bonded to thetop metal member 12. - Reference is now made to FIGS. 3A-F for a detailed explanation of the methods to reduce the above referenced ceramic
composite wiring structures FIG. 3A thetop metal member 12, preferably a copper sheet 0.5 mm to 3 mm in thickness, is used initially as a substrate upon which theelectrical interconnection network 24,thermal distribution network 26 anddielectric member 20 will be formed. Opposing areas are designated on both the exteriormajor surface 14 and the interiormajor surface 22 aselectrode areas 34, and, if designs as depicted in the embodiment ofFIGS. 2A and 2A are produced, as mountingareas 36. The remaining area(s) 42 that are not part of the designatedareas 44 on thetop metal member 12, may be selectively scribed, etched, or pressed to have lesser thickness than the designated areas on the major surface of thetop metal member 12 that will become the exteriormajor surface 14 prior to using the copper sheet ormetal member 12 as a substrate. It is preferred practice, during construction, to orient the exteriormajor surface 14 face down (that is, FIGS. 3A-F would actually be viewed upside down) and to place mountingsupports 46 which may be removed over the interior major surface in those regions of the remaining area(s) 42 that will not functionally serve as a part of the circuit wiring board. - The mounting supports 46 (preferably being removable) may be made of a solid material that has bore holes of appropriate diameter to secure terminal points of those segments of
heat sink 28 used to form thethermal distribution network 26 or even, in some cases, the wires of theelectrical network 24. A mountingsupport 54 as shown inFIGS. 4A and 4B , optionally removable, may be utilized in conjunction with the metal wire used to form theelectrical interconnection network 24 that protrude from the minor surface(s) of thedielectric member 20. The actual details of the mountingsupport 54 is described in detail with respect toFIGS. 4A and 4B . - Alternatively, the removable mounting supports 46 may be a form of plastic material that solidifies or gels into a solid or semi-solid mold after the segments of
heat sink 28 and/or metal wire (preferably made of copper or other theramlly conductive material) are embedded in it, or it may take the form of a combination of solid material and plastic material. A wide variety of plastic, glass, ceramic, or metallic materials may usefully serve as the removable mounting supports 46, provided the selected materials do not form a permanent bond with the copper substrate, retain their solid or semi-solid molded form at process temperatures ranging between 225-475 degrees C., and can be easily removed, preferably by soluble means that does not erode thedielectric member 20,metal members network members areas 42 of themetal members dielectric member 20,metal members electrical interconnection network 24 and thethermal dissipation network 26. - It is essential to the proper functioning of the circuit wiring board that the
electrical interconnection network 24 andthermal dissipation network 26 are electrically insulated or isolated from one another in the finished body. Therefore, all portions of theelectrical interconnection network 24 must not physically contact any portion of thethermal dissipation network 26, and vice-versus, prior to and after the application of thedielectric member 20. It is also imperative that an intertwiningelectrical interconnection network 24 andthermal dissipation network 26 are physically organized such that the distances separating the two are sufficient to ensure electrical isolation over anticipated voltages after thedielectric member 20 is inserted between them. Ideally, thethermal dissipation network 26 should be connected to an electrical ground. - Manufacturing efficiency can be increased if some of the mounting supports 46 also comprise, in part,
removable material 48 that will not form part of the final circuit board, and thethermal heat reservoirs 30 to which thethermal distribution network 26 will be connected via the heat sinks 28 embedded in thedielectric member 20 that protrude through a minor surface of thedielectric member 20. The heat sink/mounting supports can only be positioned in the remainingareas 42 that are adjacent to the minor surfaces of thedielectric member 20 through which onlyheat sinks 28 connected to the thermal distribution network will protrude. - Those
segments 50 of the copper wire used to form theelectrical interconnection network 24 and those segments ofheat sinks 28 used to form thethermal distribution network 26 that will protrude from thedielectric member 20 once the circuit wiring board is completed are embedded into the mounting supports 46. When athermal reservoir 30 is incorporated as part of the mountingsupport 46, those segments of heat sinks that will protrude from the minor surface(s) of thedielectric member 20 are attached through thematerial 48 of the mounting support to thethermal reservoir 30. The mounting supports 46 with embedded segments of copper wire and heat sinks are then positioned on those regions of remainingareas 42 on theinterior surface 22 of thetop metal member 12 that will not functionally serve as part of the composite wiring board as shown inFIG. 3B . - As illustrated in
FIG. 3B , terminal points of the metal wire that form theelectrical interconnection network 24 are then bonded to theinterior surface 22 of the metal sheet at those substrate areas designated aselectrode areas 34 as described with reference toFIG. 2A . Bonding the metal wire to the metal sheet can be achieved using a variety of brazing materials well-known to practitioners skilled in the art, electro-welding, arc-welding, or ultrasonic bonding. It is recommended to select a bonding technique that is appropriate to the electrical properties expected from the finished circuit wiring board. A preferred method of the invention is to use a bonding technique such as arc-welding to form a metal bond between theelectrical interconnection network 24 and the designatedelectrode areas 34 of the copper metal sheet, although other conventional techniques may also be utilized. - The
electrical interconnection network 24 is formed by bending a bonded metal wire and electrically contacting it to another metal wire, or a plurality of such metal wires, so constructed in a manner that is consistent with the circuit wiring pattern specified for the SIC(s) and the external input/output signal drivers. Although arc-welding is the recommended means by which to form electrical interconnections between metal, preferably copper, wires so constructed, other conventional techniques may be also utilized. The invention may be used to construct a blind via by electing not to bond a copper wire so constructed with any other copper wires and terminating the blind via metal wire at another electrode area, or by terminating the blind via metal wire in a removable mounting support. A pre-constructed wire lattice used to form theelectrical interconnection network 24 that is press-fit at its terminal points intoinserts 52 drilled into theelectrode areas 34 of the copper sheet substrate may alternatively be constructed, for instance, from a vacuum cast. This method of preparing the electrical interconnection network is depicted inFIG. 3B for convenience. When it is intended to produce a circuit wiring board that comprises electrode areas and mounting areas, according to the preferred embodiment depicted inFIGS. 2A and B, contact sections ofheat sinks 28 comprising thethermal distribution network 26 may be bonded to the mountingareas 36 using the methods described above for contacting terminal points of theelectrical interconnection network 24 to theelectrode areas 34. - As pointed out above, mounting
supports 46, may optionally be removed after the circuit wiring board “CWB” is fully assembled. The mounting support may, alternatively, remain as a permanent fixture in the finished CWB as a component. As shown inFIGS. 4A and 4B mounting support 54, electrically connects the conducting wire(s) 50 forming theelectrical interconnection network 24 to input/output signal drivers (not shown) that are external to the CWB. An illustration of a completed form of this embodiment, inclusive of the electrically connecting permanent mounting support, is shown inFIGS. 4A and 4B . - Once the
electrical interconnection network 24 and thethermal distribution network 26 have been fixed to the metal substrate as shown inFIG. 3B , thedielectric material 20A formingdielectric member 20 is applied as shown inFIG. 3C to the metal substrate and the network constructions by solution processing using methods that form a direct covalent bond between the metal members and the ceramic or organo-ceramic composite dielectric. Ceramic precursors can be dissolved in solution using techniques such as sol-gel, and/or metalorganic decomposition (“MOD”). The previously mentioned sol-gel techniques utilize metal alkoxide precursors to polymerize an inorganic ceramic network through alcohol condensation reactions. A fairly viscous precursor solution may be applied to the metal substrate and network constructions by pouring, spraying, spray-pyrolyzing, or screen-printing the precursor preparation into wells defined by the removable mounting supports 46. The precursor solution is then reacted or decomposed in an oxidizing atmosphere to form the desired ceramic phase by heating the metalorganic precursors to temperatures above their decomposition points, (i.e., preferably 225-475 degrees C.), in the case of MOD-prepared ceramic, or by heating to accelerate polymerization and alcohol evaporation from sol-gel derived ceramic. - Alumina, with a relative dielectric permittivity of 10, and silica with a relative dielectric permittivity of 3.8, are preferred ceramic phases because of their ability to limit dielectric loss, thereby allowing electronic signals, in the case of a pure silica ceramic member, at frequencies as high as 1.2-1.5 GHz to be propagated through the
electrical interconnection network 24. - Ceramic precursors may be reapplied and the reaction/decomposition process repeated, using increasingly lower viscosity solution preparations, to fill voids in the dielectric (ceramic) 20A that may exist after the ceramic member is initially formed. Such voids may alternatively be filled by infiltrating or impregnating the ceramic member with a low-dielectric or stress relieving organic preparation, such as, polyvinyl formal, to form an organo-ceramic composite dielectric. Polyvinyl formal has a dielectric constant of 3, a dissipation factor of 0.02 and a dielectric strength (⅛ thickness) equal to 300 Volts/mm. Poylvinyl butyral, which has a dielectric constant of 2.6 and a dissipation factor of 0.027 is another suitable impregnant. The use of carboxylic acid salt precursors and the MOD process is a preferred embodiment of this invention. Alumina 2-ethylhexanoate is a preferred metalorganic precursor for alumina ceramic members, and silicon 2-ethylhexanoate is the preferred metalorganic precursor for silica ceramic members.
- Organo-ceramic composite dielectric materials may alternatively be formed by spray-pyrolyzing the solution on to the circuit wiring board assembly heated to temperatures above the initial decomposition temperature(s) of the dissolved carboxylic acid salt(s), (225-375 degrees C.), yet below the temperatures at which the salt(s)'s organic ligands thoroughly decompose, (400-475 degrees C.). During spray-pyrolytic decomposition the carboxylic acid evaporates, depositing waxy carboxylic acid salts that decompose in situ. When the circuit wiring board assembly is heated to an appropriate temperature, the resultant dielectric material is a matrix of fully deflagrated oxide ceramic with incompletely decomposed organic material, thereby producing an organo-ceramic dielectric member. This organo-ceramic composite material can be maintained if the deposited dielectric and circuit wiring assembly is not exposed to temperatures above 400 degrees C., which would cause the organic fraction to rapidly decompose. The organic content in these spray-pyrolyzed organo-ceramic composite dielectrics can be increased by adding low-volatility resins, such as polyvinyl butyral, and/or high temperature adhesives that compatible with polyvinyl butyral to the carboxylic acid salt (“MOD”) solution. Polyvinyl butyral typically decomposes at temperatures above 450 degrees C., and, thus, sticks to the matrix of partially decomposed carboxylic acid salts deposited via spray-pyrolysis at temperatures between 225-375 degrees C.
- Once the
dielectric material 20A has been formed to completely envelop theelectrical interconnection network 24 and thethermal distribution network 26 embedded within, its top surface is rough ground to prepare a microscopically coarse surface, i.e., with a median surface roughness that is greater than 35 microns. As shown inFIG. 3D , the major surface of the ceramic face of a similarly prepared metal-ceramic composite comprising thebottom metal member 32 and adielectric member 20B, that may not necessarily have any electrical interconnection and thermal distribution networks internal to its body, is bonded todielectric member 20A. This is accomplished through means of a low melting-temperature oxide glass 66 (such as a silica-borate, silica-phosphate, or alumina-silica-phosphate or alumino-silica-borate phase) or polymer adhesive. The low-melting temperature bonding agent is applied to either or both major surfaces ofdielectric members dielectric members removable material 48 of the removable portion of the mounting supports 46. Therefore, it is recommended to use cross-linked ethynyl-terminated polyarylene ethers, which have demonstrated impressive adhesive properties at elevated temperatures and the ability to resist solvents. - Once the full composite has been formed as shown in
FIG. 3E , the remainingareas 42 that will not form part of the finished wiring board are removed by etching those thinned portions of thetop metal member 12 and thebottom metal member 32. The partially completed composite needs to be designed and structured to expose theremovable material 48 of the mounting support(s) 46 once remaining areas of thetop metal member 12 and thebottom metal member 32, respectively, have been dispersed. Theremovable material portions 48 of the mounting support(s) 46 are then dispersed to produce the completed composite circuit wiring board with internal copper wire electrical interconnection and thermal distribution networks as shown inFIG. 3E . - In a further embodiment of the invention, at least one internal blocking capacitor, preferably a solid state or ceramic capacitor (designated individually as
capacitors conducting wire 50 in theelectrical interconnection network 24 to an electrical ground. The capacitance(s) of the internal blocking capacitor(s) 60A and B are selected so as to reduce any unwanted parasitic electrical signal(s) (noise) and improve the signal-to-noise ratio of an electrical signal traveling through theelectrical interconnection network 24 between the SIC and any input/out signal drivers (not shown) external to the CWB. The incorporation of the internal blocking capacitor(s) is illustrated inFIG. 4B , in which themetal member 32 that opposes themetal member 12 upon which the SIC is placed is configured to function as electrical ground. - The internal blocking capacitor(s) 60A may be embedded within the
dielectric member 20 by fixing theinternal blocking capacitor 60A on themetal member 32 prior to applying that portion of thedielectric member 20 that will envelop theinternal blocking capacitor 60A. Thecapacitor 60A may be electrically connected to at least oneconducting wire 50 in theelectrical interconnection network 24 by creating a hole or via 62 in thedielectric member 20 located above theinternal blocking capacitor 60A and filling the hole or via 62 with an electrically conductingsubstance 64, such as a solder or a metal paste, that is also placed in electrical contact with the at least oneconducting wire 50. - It is possible with the present invention to house the
internal blocking capacitor 60B within mountingsupport 54 that remains as a permanent fixture of the CWB. As withcapacitor 60A a hole or via 62 with an electrically conductingsubstance 64 is also placed in electrical contact with the at least oneconducting wire 50. Thecapacitor 60B is used to electrically connect the SIC to input/output signal drivers external to CWB through theelectrical interconnection network 24. This preferred embodiment of the invention is also depicted inFIG. 4B . An example of the blocking capacitors that can be used with the present invention could be, but is not limited to, ceramic capacitors, preferably, multilayer ceramic capacitors. - A fundamental problem with incorporating metal wire or pipe networks within a dielectric member relates to the large mismatch(es) in the coefficients of thermal expansion between the metal and ceramic dielectric compositions, and the internal stresses, fracturing, or deformation that are generated when the composite body is thermally cycled. This problem is particularly acute when copper, which has a coefficient of thermal expansion of 16.5×10−6 degrees C.−1, is embedded in pure silica, with a coefficient of thermal expansion of 0.5×10−6 degrees C.−1. The mismatch between alumina ceramic, which has a coefficient of thermal expansion equal to 8.8×10−6 degrees C.−1, and copper is less severe, but less problematic. Heat generated by the
SIC 16 is dissipated into the circuit wiring board. As thethermal distribution network 26 transfers this heat to the heat sinks exterior to the circuit wiring board it will heat, expand and compress the dielectric member. - Two methods are employed within the present invention to reduce the deleterious effects of stress on the ceramic member and the embedded network structures. The first deploys curves in the design of the embedded network structures to high stress points that result from sharp edged structures. When the network structures are designed with curved, rather than sharp-cornered L-joints and T-joints as shown in
FIGS. 5A and 5B , the stress is more evenly distributed over the radial arcs, as opposed to building up intense compressive forces at the sharp critical points in the network. Optimal radii of curvature for the network joints, and even the specific cross-sectional shapes of the copper wires or heat sinks used to form these networks is depended upon the thermal load imposed by the SIC and can be derived by any practitioner skilled in the art of computer simulation methods, such as the finite element method. Second, compressive stress is also reduced in the network by coating the (copper) metal wire forming theelectrical interconnection network 24 and theheat pipes 28 forming thethermal dissipation network 26 with anorganic resin 56 as shown inFIG. 3A , such as a polyvinyl formal which decomposes at temperatures greater than 430 degrees C., comprising, in-part, a high-temperature adhesive. The resin can be applied by dip-coating a pre-constructed network into a resin bath prior to fixing it to thetop metal member 12 and/or the mountingsupport 46. It is preferred within the present invention to have the organic resin applied using the “pultrusion” method, whereby the metal wire member is drawn through a coating die that applies the resin as it is assembled into theelectrical interconnection network 24 on the surface of the metal sheet substrate. The high decomposition temperature of the resin allows the resin to occupy space in the immediate vicinity of the network member. The ceramic member is formed and hardened to the surface of the organic resin at temperatures below the resin's decomposition temperature. The “soft” organic resin may be left in tact to act as a buffer that accommodates unequal lateral displacements between the metal network member and the ceramic member. - The applied resin compound needs to be resistant to the solvent(s) used to disperse the
removable material 48 in the mounting support(s) 46 if it is to remain an integral part of the composite. Alternatively, the resin can be removed by heating the composite in an oxidizing atmosphere to temperatures in excess of its thermal decomposition temperature, or by dissolving it in a suitable dispersant. Once the resin is removed, a void space is created between the hardened ceramic member and the metal wire and/or heat sinks. This void space allows the network member to slip relative to the surrounding dielectric member when the metal network member expands or contracts to a larger degree than the surrounding dielectric member. The depth of the void space, and, hence, the thickness of the organic resin coating, is determined by the relative degree of play that would be required between the metal network member and the surrounding dielectric during maximal operational cycles for a given SIC. - Although this invention has been described with respect to various embodiments, it should be realized this invention is also capable of a wide variety of further and other embodiments within the spirit and scope of the appended claims.
Claims (12)
1. A method of constructing a composite structure for use with at least one semiconductor device, comprising the steps of:
providing at least one electrical conductor to form a portion of an electrical network;
providing at least one thermal conductor to form a portion of a thermal network; and
applying a dielectric material to said electrical conductor by forming a direct covalent bond between said electrical conductor and said dielectric material, said thermal network and said electrical network being encompassed by said dielectric material.
2. The method of constructing a composite structure as defined in claim 1 , wherein the applying step is performed at a temperature less than 475 degrees C.
3. The method of constructing a composite structure as defined in claim 1 further comprising the step of providing at least one capacitor within said dielectric material prior to the step of applying said dielectric material, said at least one capacitor being electrically connected between said electrical network and a conductive member.
4. The method of constructing a composite structure as defined in claim 1 further comprising the step of providing said electrical network with at least one conductive wire segment and electrically isolating said electrical network and said thermal network.
5. The method of constructing a composite structure as defined in claim 1 further comprising the step of affixing said thermal network to a mounting support prior to the step of applying said dielectric material.
6. The method of constructing a composite structure as defined in claim 1 further comprising the step of selectively removing portions of a major surface of said electrical conductor to define at least one electrode area for mounting the semiconductor device thereon.
7. The method of constructing a composite structure as defined in claim 1 wherein said dielectric material comprises an alumina-based ceramic.
8. The method of constructing a composite structure as defined in claim 1 wherein said dielectric material comprises an organo-ceramic.
9. The method of constructing a composite structure as defined in claim 1 further comprising the step forming the composite structure by spray pyrolyzing a solution of metalorganic carboxylic acid salt precursors containing polyvinyl butyral.
10. The method of constructing a composite structure as defined in claim 1 wherein said dielectric material comprises a silica-based ceramic.
11. The method of constructing a composite structure as defined in claim 1 further comprising the step of electrically connecting the at least one semiconductor device to said electrical conductor.
12. The method of constructing a composite structure as defined in claim 1 further comprising connecting the at least one semiconductor device to said electrical conductor and to said thermal conductor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/430,152 US20060200958A1 (en) | 1996-08-29 | 2006-05-08 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/697,739 US5707715A (en) | 1996-08-29 | 1996-08-29 | Metal ceramic composites with improved interfacial properties and methods to make such composites |
US3398396P | 1996-12-30 | 1996-12-30 | |
PCT/US1997/023976 WO1998030072A1 (en) | 1996-12-30 | 1997-12-29 | Ceramic composite wiring structures for semiconductor devices and method of manufacture |
US09/004,928 US6143432A (en) | 1998-01-09 | 1998-01-09 | Ceramic composites with improved interfacial properties and methods to make such composites |
US09/344,682 US6323549B1 (en) | 1996-08-29 | 1999-06-25 | Ceramic composite wiring structures for semiconductor devices and method of manufacture |
US09/990,615 US6742249B2 (en) | 1996-08-29 | 2001-11-21 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
US10/824,723 US7047637B2 (en) | 1996-08-29 | 2004-04-15 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
US11/430,152 US20060200958A1 (en) | 1996-08-29 | 2006-05-08 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/824,723 Division US7047637B2 (en) | 1996-08-29 | 2004-04-15 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060200958A1 true US20060200958A1 (en) | 2006-09-14 |
Family
ID=27485417
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/344,682 Expired - Fee Related US6323549B1 (en) | 1996-08-29 | 1999-06-25 | Ceramic composite wiring structures for semiconductor devices and method of manufacture |
US09/990,615 Expired - Fee Related US6742249B2 (en) | 1996-08-29 | 2001-11-21 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
US10/824,723 Expired - Fee Related US7047637B2 (en) | 1996-08-29 | 2004-04-15 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
US11/430,152 Abandoned US20060200958A1 (en) | 1996-08-29 | 2006-05-08 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/344,682 Expired - Fee Related US6323549B1 (en) | 1996-08-29 | 1999-06-25 | Ceramic composite wiring structures for semiconductor devices and method of manufacture |
US09/990,615 Expired - Fee Related US6742249B2 (en) | 1996-08-29 | 2001-11-21 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
US10/824,723 Expired - Fee Related US7047637B2 (en) | 1996-08-29 | 2004-04-15 | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
Country Status (1)
Country | Link |
---|---|
US (4) | US6323549B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080303157A1 (en) * | 2007-06-08 | 2008-12-11 | Ching-Tai Cheng | High thermal conductivity substrate for a semiconductor device |
US20090024345A1 (en) * | 2005-03-22 | 2009-01-22 | Harald Prautzsch | Device and Method for Determining the Temperature of a Heat Sink |
JP2014067971A (en) * | 2012-09-27 | 2014-04-17 | Mitsubishi Materials Corp | Substrate for power module |
Families Citing this family (70)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6323549B1 (en) * | 1996-08-29 | 2001-11-27 | L. Pierre deRochemont | Ceramic composite wiring structures for semiconductor devices and method of manufacture |
US7183640B2 (en) * | 1999-12-13 | 2007-02-27 | Lamina Ceramics, Inc. | Method and structures for enhanced temperature control of high power components on multilayer LTCC and LTCC-M boards |
JP3815239B2 (en) * | 2001-03-13 | 2006-08-30 | 日本電気株式会社 | Semiconductor device mounting structure and printed wiring board |
DE10122414A1 (en) * | 2001-05-09 | 2002-11-14 | Giesecke & Devrient Gmbh | Through connection of flexible printed circuit boards |
US20020185726A1 (en) * | 2001-06-06 | 2002-12-12 | North Mark T. | Heat pipe thermal management of high potential electronic chip packages |
DE10232788B4 (en) * | 2001-07-18 | 2010-01-14 | Infineon Technologies Ag | Electronic component with a semiconductor chip on a system carrier, system carrier and method for producing an electronic component |
US6861757B2 (en) * | 2001-09-03 | 2005-03-01 | Nec Corporation | Interconnecting substrate for carrying semiconductor device, method of producing thereof and package of semiconductor device |
TW548816B (en) * | 2002-01-23 | 2003-08-21 | Via Tech Inc | Formation method of conductor pillar |
JP4070470B2 (en) * | 2002-01-24 | 2008-04-02 | 新光電気工業株式会社 | Multilayer circuit board for semiconductor device, manufacturing method thereof, and semiconductor device |
US8749054B2 (en) | 2010-06-24 | 2014-06-10 | L. Pierre de Rochemont | Semiconductor carrier with vertical power FET module |
JP3934565B2 (en) * | 2003-02-21 | 2007-06-20 | 富士通株式会社 | Semiconductor device |
US7061096B2 (en) * | 2003-09-24 | 2006-06-13 | Silicon Pipe, Inc. | Multi-surface IC packaging structures and methods for their manufacture |
WO2005085358A1 (en) * | 2004-03-03 | 2005-09-15 | Kaneka Corporation | Method for producing thermoplastic resin composition containing ultrafine particles |
US7434308B2 (en) * | 2004-09-02 | 2008-10-14 | International Business Machines Corporation | Cooling of substrate using interposer channels |
WO2006039699A2 (en) | 2004-10-01 | 2006-04-13 | De Rochemont L Pierre | Ceramic antenna module and methods of manufacture thereof |
US8350657B2 (en) | 2005-06-30 | 2013-01-08 | Derochemont L Pierre | Power management module and method of manufacture |
JP4945561B2 (en) | 2005-06-30 | 2012-06-06 | デ,ロシェモント,エル.,ピエール | Electrical component and method of manufacturing the same |
JP5103724B2 (en) * | 2005-09-30 | 2012-12-19 | 富士通株式会社 | Manufacturing method of interposer |
US7763917B2 (en) * | 2006-01-24 | 2010-07-27 | De Rochemont L Pierre | Photovoltaic devices with silicon dioxide encapsulation layer and method to make same |
US8354294B2 (en) * | 2006-01-24 | 2013-01-15 | De Rochemont L Pierre | Liquid chemical deposition apparatus and process and products therefrom |
US20090141456A1 (en) * | 2007-11-30 | 2009-06-04 | Itt Manufacturing Enterprises, Inc. | Multilayer, thermally-stabilized substrate structures |
DE102008001414A1 (en) * | 2008-04-28 | 2009-10-29 | Robert Bosch Gmbh | Substrate circuit module with components in multiple contacting levels |
US10125052B2 (en) | 2008-05-06 | 2018-11-13 | Massachusetts Institute Of Technology | Method of fabricating electrically conductive aerogels |
US8785881B2 (en) | 2008-05-06 | 2014-07-22 | Massachusetts Institute Of Technology | Method and apparatus for a porous electrospray emitter |
US7959598B2 (en) | 2008-08-20 | 2011-06-14 | Asante Solutions, Inc. | Infusion pump systems and methods |
US8830690B2 (en) * | 2008-09-25 | 2014-09-09 | International Business Machines Corporation | Minimizing plating stub reflections in a chip package using capacitance |
US8952858B2 (en) | 2009-06-17 | 2015-02-10 | L. Pierre de Rochemont | Frequency-selective dipole antennas |
US8922347B1 (en) | 2009-06-17 | 2014-12-30 | L. Pierre de Rochemont | R.F. energy collection circuit for wireless devices |
US8628836B2 (en) * | 2010-03-02 | 2014-01-14 | Apple Inc. | Method and apparatus for bonding metals and composites |
US8552708B2 (en) | 2010-06-02 | 2013-10-08 | L. Pierre de Rochemont | Monolithic DC/DC power management module with surface FET |
US9023493B2 (en) | 2010-07-13 | 2015-05-05 | L. Pierre de Rochemont | Chemically complex ablative max-phase material and method of manufacture |
JP5976648B2 (en) | 2010-08-23 | 2016-08-24 | デ,ロシェモント,エル.,ピエール | Power FET with resonant transistor gate |
US20140013129A1 (en) | 2012-07-09 | 2014-01-09 | L. Pierre de Rochemont | Hybrid computing module |
EP2636069B1 (en) | 2010-11-03 | 2021-07-07 | L. Pierre De Rochemont | Semiconductor chip carriers with monolithically integrated quantum dot devices and method of manufacture thereof |
US10308377B2 (en) | 2011-05-03 | 2019-06-04 | Massachusetts Institute Of Technology | Propellant tank and loading for electrospray thruster |
WO2013062131A1 (en) * | 2011-10-28 | 2013-05-02 | 京セラ株式会社 | Flow channel member, heat exchanger using same, semiconductor device, and device for manufacturing semiconductor |
US9358556B2 (en) | 2013-05-28 | 2016-06-07 | Massachusetts Institute Of Technology | Electrically-driven fluid flow and related systems and methods, including electrospinning and electrospraying systems and methods |
US9561324B2 (en) | 2013-07-19 | 2017-02-07 | Bigfoot Biomedical, Inc. | Infusion pump system and method |
WO2015183382A2 (en) * | 2014-04-30 | 2015-12-03 | Massachusetts Institute Of Technolgy | Conductive aerogel |
US9583426B2 (en) | 2014-11-05 | 2017-02-28 | Invensas Corporation | Multi-layer substrates suitable for interconnection between circuit modules |
US10283492B2 (en) | 2015-06-23 | 2019-05-07 | Invensas Corporation | Laminated interposers and packages with embedded trace interconnects |
US9852994B2 (en) | 2015-12-14 | 2017-12-26 | Invensas Corporation | Embedded vialess bridges |
WO2017123525A1 (en) | 2016-01-13 | 2017-07-20 | Bigfoot Biomedical, Inc. | User interface for diabetes management system |
EP3402548B1 (en) | 2016-01-14 | 2025-03-12 | Insulet Corporation | Occlusion resolution in medication delivery devices, systems, and methods |
US10835671B2 (en) | 2016-01-14 | 2020-11-17 | Bigfoot Biomedical, Inc. | Adjusting insulin delivery rates |
US20170294394A1 (en) * | 2016-04-07 | 2017-10-12 | Kabushiki Kaisha Toshiba | Semiconductor device having a molecular bonding layer for bonding elements |
US20170342383A1 (en) | 2016-05-27 | 2017-11-30 | Corning Incorporated | Lithium disilicate glass-ceramic compositions and methods thereof |
US10256178B2 (en) | 2016-09-06 | 2019-04-09 | Fairchild Semiconductor Corporation | Vertical and horizontal circuit assemblies |
EP3500161A4 (en) | 2016-12-12 | 2020-01-08 | Bigfoot Biomedical, Inc. | ALARMS AND WARNINGS FOR MEDICINE DELIVERY DEVICES AND RELATED SYSTEMS AND METHODS |
WO2018132754A1 (en) | 2017-01-13 | 2018-07-19 | Mazlish Bryan | System and method for adjusting insulin delivery |
US11033682B2 (en) | 2017-01-13 | 2021-06-15 | Bigfoot Biomedical, Inc. | Insulin delivery methods, systems and devices |
US10141855B2 (en) | 2017-04-12 | 2018-11-27 | Accion Systems, Inc. | System and method for power conversion |
USD874471S1 (en) | 2017-06-08 | 2020-02-04 | Insulet Corporation | Display screen with a graphical user interface |
US10319670B2 (en) | 2017-10-20 | 2019-06-11 | Semiconductor Components Industries, Llc | Package including multiple semiconductor devices |
US10857259B2 (en) | 2017-11-28 | 2020-12-08 | Corning Incorporated | Chemically strengthened bioactive glass-ceramics |
CN111417603B (en) | 2017-11-28 | 2023-10-31 | 康宁股份有限公司 | Bioactive borate glass and method thereof |
CN111405913A (en) | 2017-11-28 | 2020-07-10 | 康宁股份有限公司 | Bioactive glass compositions and dentinal hypersensitivity repair |
EP3717427A1 (en) | 2017-11-28 | 2020-10-07 | Corning Incorporated | High liquidus viscosity bioactive glass |
US10553517B2 (en) | 2018-01-18 | 2020-02-04 | Semiconductor Components Industries, Llc | High power module semiconductor package with multiple submodules |
KR102413296B1 (en) * | 2018-03-12 | 2022-06-27 | 쥬마테크 게엠베하 | Method for manufacturing a printed circuit board using a mold for a conductor element |
US10438877B1 (en) | 2018-03-13 | 2019-10-08 | Semiconductor Components Industries, Llc | Multi-chip packages with stabilized die pads |
USD928199S1 (en) | 2018-04-02 | 2021-08-17 | Bigfoot Biomedical, Inc. | Medication delivery device with icons |
US10991670B2 (en) | 2018-09-28 | 2021-04-27 | Semiconductor Components Industries, Llc | Semiconductor device assemblies including spacer with embedded semiconductor die |
US11075137B2 (en) | 2018-05-02 | 2021-07-27 | Semiconductor Components Industries, Llc | High power module package structures |
US11426898B2 (en) * | 2018-12-28 | 2022-08-30 | Konica Minolta Business Solutions U.S.A., Inc. | Process for fabrication of fiber composites using dual-cure free-form 3D-printed tailored fiber placement preform |
USD920343S1 (en) | 2019-01-09 | 2021-05-25 | Bigfoot Biomedical, Inc. | Display screen or portion thereof with graphical user interface associated with insulin delivery |
US11545351B2 (en) | 2019-05-21 | 2023-01-03 | Accion Systems, Inc. | Apparatus for electrospray emission |
USD977502S1 (en) | 2020-06-09 | 2023-02-07 | Insulet Corporation | Display screen with graphical user interface |
EP4200218A4 (en) | 2020-08-24 | 2024-08-07 | Accion Systems, Inc. | PROPELLER DEVICE |
WO2024147928A1 (en) | 2023-01-06 | 2024-07-11 | Insulet Corporation | Automatically or manually initiated meal bolus delivery with subsequent automatic safety constraint relaxation |
Citations (81)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3676292A (en) * | 1970-10-07 | 1972-07-11 | Olin Corp | Composites of glass-ceramic-to-metal,seals and method of making same |
US3869312A (en) * | 1971-03-18 | 1975-03-04 | Ici Ltd | Electrodes and electrochemical processes |
US4071385A (en) * | 1976-05-19 | 1978-01-31 | Arthur Kuris | Ultrasonic inlaid article |
US4267210A (en) * | 1978-07-28 | 1981-05-12 | The Foundation: The Research Institute For Special Inorganic Materials | Method for producing corrosion-, heat- and oxidation-resistant materials |
US4372037A (en) * | 1975-03-03 | 1983-02-08 | Hughes Aircraft Company | Large area hybrid microcircuit assembly |
US4410874A (en) * | 1975-03-03 | 1983-10-18 | Hughes Aircraft Company | Large area hybrid microcircuit assembly |
US4551357A (en) * | 1984-05-25 | 1985-11-05 | Ngk Insulators, Ltd. | Process of manufacturing ceramic circuit board |
US4598167A (en) * | 1983-07-27 | 1986-07-01 | Hitachi, Ltd. | Multilayered ceramic circuit board |
US4679321A (en) * | 1985-10-18 | 1987-07-14 | Kollmorgen Technologies Corporation | Method for making coaxial interconnection boards |
US4770953A (en) * | 1986-02-20 | 1988-09-13 | Kabushiki Kaisha Toshiba | Aluminum nitride sintered body having conductive metallized layer |
US4880770A (en) * | 1987-05-04 | 1989-11-14 | Eastman Kodak Company | Metalorganic deposition process for preparing superconducting oxide films |
US4942079A (en) * | 1987-06-19 | 1990-07-17 | Canon Kabushiki Kaisha | Ceramic and circuit substrate and electronic circuit substrate by use thereof |
US4950643A (en) * | 1988-03-25 | 1990-08-21 | Eastman Kodak Company | Metalorganic deposition process for preparing heavy pnictide superconducting oxide films |
US4959507A (en) * | 1988-04-25 | 1990-09-25 | Kabushiki Kaisha Toshiba | Bonded ceramic metal composite substrate, circuit board constructed therewith and methods for production thereof |
US4981761A (en) * | 1988-06-03 | 1991-01-01 | Hitachi, Ltd. | Ceramic and metal bonded composite |
US5010053A (en) * | 1988-12-19 | 1991-04-23 | Arch Development Corporation | Method of bonding metals to ceramics |
US5011732A (en) * | 1988-07-26 | 1991-04-30 | Ngk Insulators, Ltd. | Glass ceramic substrate having electrically conductive film |
US5024883A (en) * | 1986-10-30 | 1991-06-18 | Olin Corporation | Electronic packaging of components incorporating a ceramic-glass-metal composite |
US5071828A (en) * | 1989-03-15 | 1991-12-10 | Asea Brown Boveri Ltd. | Process for the production of a crystal-oriented surface layer of a ceramic high temperature superconductor |
US5077270A (en) * | 1987-03-26 | 1991-12-31 | Matsushita Electric Industrial Co., Ltd. | Elements comprising a film of a perovskite compound whose crystallographic axes are oriented and a method of making such elements |
US5083368A (en) * | 1990-02-14 | 1992-01-28 | Motorola Inc. | Method of forming modular power device assembly |
US5096878A (en) * | 1988-03-31 | 1992-03-17 | Mitsui Kinzoku Kogyo Kabushiki Kaisha | Method for production of bi-containing superconducting ceramics laminates |
US5104849A (en) * | 1989-06-06 | 1992-04-14 | The Furukawa Electric Co., Ltd. | Oxide superconductor and method of manufacturing the same |
US5108026A (en) * | 1991-05-14 | 1992-04-28 | Motorola Inc. | Eutectic bonding of metal to ceramic |
US5113315A (en) * | 1990-08-07 | 1992-05-12 | Cirqon Technologies Corporation | Heat-conductive metal ceramic composite material panel system for improved heat dissipation |
US5116808A (en) * | 1989-03-31 | 1992-05-26 | Compagnie Generale D'electricite | Tape based on a superconducting oxide, and method of manufacture |
US5153077A (en) * | 1988-07-22 | 1992-10-06 | Mitsubishi Denki Kabushiki Kaisha | Ceramic-metal composite substrate |
US5155665A (en) * | 1988-03-30 | 1992-10-13 | Kabushiki Kaisha Toshiba | Bonded ceramic-metal composite substrate, circuit board constructed therewith and methods for production thereof |
US5168420A (en) * | 1990-11-20 | 1992-12-01 | Bell Communications Research, Inc. | Ferroelectrics epitaxially grown on superconducting substrates |
US5187149A (en) * | 1991-02-15 | 1993-02-16 | At&T Bell Laboratories | Method of making a ribbon-like or sheet-like superconducting oxide composite body |
US5251803A (en) * | 1988-07-22 | 1993-10-12 | Mitsubishi Denki Kabushiki Kaisha | Ceramic-metal composite substrate and method for producing the same |
US5256469A (en) * | 1991-12-18 | 1993-10-26 | General Electric Company | Multi-layered, co-fired, ceramic-on-metal circuit board for microelectronic packaging |
US5256443A (en) * | 1991-05-18 | 1993-10-26 | Horiba, Ltd. | Method of producing metallic thin film sensors |
US5258887A (en) * | 1992-06-15 | 1993-11-02 | Eaton Corporation | Electrical device cooling system using a heat sink attached to a circuit board containing heat conductive layers and channels |
US5300163A (en) * | 1989-10-05 | 1994-04-05 | Asahi Glass Company Ltd. | Process for fabricating a multilayer ceramic circuit board |
US5318800A (en) * | 1989-09-15 | 1994-06-07 | Academy Of Applied Science | Method of forming high temperature thermally stable micron metal oxide coatings on substrates and improved metal oxide coated products |
US5325265A (en) * | 1988-11-10 | 1994-06-28 | Mcnc | High performance integrated circuit chip package |
US5336532A (en) * | 1989-02-21 | 1994-08-09 | Dow Corning Corporation | Low temperature process for the formation of ceramic coatings |
US5338598A (en) * | 1992-12-14 | 1994-08-16 | Corning Incorporated | Sintered inorganic composites comprising co-sintered tape reinforcement |
US5342653A (en) * | 1990-12-20 | 1994-08-30 | Monsanto Company | Method of producing polyvinyl butyral sheet having a desired level of glass adhesion |
US5348805A (en) * | 1990-07-05 | 1994-09-20 | Saint-Gobain Vitrage International | Formation of a layer of aluminum and tin or titanium oxides on a glass substrate |
US5363277A (en) * | 1991-12-20 | 1994-11-08 | Rohm Co., Ltd. | Structure and method for mounting semiconductor device |
US5363280A (en) * | 1993-04-22 | 1994-11-08 | International Business Machines Corporation | Printed circuit board or card thermal mass design |
US5375039A (en) * | 1992-09-29 | 1994-12-20 | Robert Bosch Gmbh | Circuit board heat dissipation layering arrangement |
US5396034A (en) * | 1992-03-10 | 1995-03-07 | Hitachi | Thin film ceramic multilayer wiring hybrid board |
US5430008A (en) * | 1988-10-28 | 1995-07-04 | The Regents Of The University Of California | Method and composition for improving flux pinning and critical current in superconductors |
US5442240A (en) * | 1994-04-05 | 1995-08-15 | Motorola, Inc. | Method of adhesion to a polyimide surface by formation of covalent bonds |
US5444298A (en) * | 1993-02-04 | 1995-08-22 | Intel Corporation | Voltage converting integrated circuit package |
US5470568A (en) * | 1992-02-13 | 1995-11-28 | Arch Development Corporation | Methods and compositions of a polymer (poloxamer) for cell repair |
US5473511A (en) * | 1994-05-05 | 1995-12-05 | Ford Motor Company | Printed circuit board with high heat dissipation |
US5475264A (en) * | 1992-07-30 | 1995-12-12 | Kabushiki Kaisha Toshiba | Arrangement having multilevel wiring structure used for electronic component module |
US5506755A (en) * | 1992-03-11 | 1996-04-09 | Kabushiki Kaisha Toshiba | Multi-layer substrate |
US5540981A (en) * | 1994-05-31 | 1996-07-30 | Rohm And Haas Company | Inorganic-containing composites |
US5548481A (en) * | 1993-04-05 | 1996-08-20 | Ford Motor Company | Electronic module containing an internally ribbed, integral heat sink and bonded, flexible printed wiring board with two-sided component population |
US5562973A (en) * | 1993-01-22 | 1996-10-08 | Nippondenso Co. Ltd. | Ceramic multi-layer wiring board |
US5576934A (en) * | 1992-07-09 | 1996-11-19 | Robert Bosch Gmbh | Mounting unit for a multilayer hybrid circuit having power components including a copper coated ceramic center board |
US5600541A (en) * | 1993-12-08 | 1997-02-04 | Hughes Aircraft Company | Vertical IC chip stack with discrete chip carriers formed from dielectric tape |
US5602421A (en) * | 1995-01-31 | 1997-02-11 | Hughes Aircraft Company | Microwave monolithic integrated circuit package with improved RF ports |
US5604018A (en) * | 1993-06-25 | 1997-02-18 | Shinko Electric Industries, Co., Ltd. | Ceramic oxide circuit board |
US5621190A (en) * | 1993-12-24 | 1997-04-15 | Ngk Spark Plug Co., Ltd. | Ceramic package main body |
US5669136A (en) * | 1994-06-24 | 1997-09-23 | International Business Machines Corporation | Method of making high input/output density MLC flat pack |
US5700549A (en) * | 1996-06-24 | 1997-12-23 | International Business Machines Corporation | Structure to reduce stress in multilayer ceramic substrates |
US5705715A (en) * | 1994-09-02 | 1998-01-06 | Bayer Aktiengesellschaft | Process for preparing 1,4-butanediol from maleic anhydride |
US5714801A (en) * | 1995-03-31 | 1998-02-03 | Kabushiki Kaisha Toshiba | Semiconductor package |
US5725938A (en) * | 1994-08-23 | 1998-03-10 | Lucent Technologies Inc. | Metallization of ceramic through application of an adherent reducible layer |
US5731066A (en) * | 1994-10-25 | 1998-03-24 | Hitachi, Ltd. | Electronic circuit device |
US5731067A (en) * | 1995-06-07 | 1998-03-24 | Denso Corporation | Multi-layered substrate |
US5752182A (en) * | 1994-05-09 | 1998-05-12 | Matsushita Electric Industrial Co., Ltd. | Hybrid IC |
US5768109A (en) * | 1991-06-26 | 1998-06-16 | Hughes Electronics | Multi-layer circuit board and semiconductor flip chip connection |
US5773197A (en) * | 1996-10-28 | 1998-06-30 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
US5818079A (en) * | 1995-06-13 | 1998-10-06 | Matsushita Electronics Corporation | Semiconductor integrated circuit device having a ceramic thin film capacitor |
US5821162A (en) * | 1995-07-14 | 1998-10-13 | Yamaha Corporation | Method of forming multi-layer wiring utilizing SOG |
US5838545A (en) * | 1996-10-17 | 1998-11-17 | International Business Machines Corporation | High performance, low cost multi-chip modle package |
US5866252A (en) * | 1994-06-16 | 1999-02-02 | The United States Of America As Represented By The Secretary Of The Air Force | Super conducting metal-ceramic composite |
US5870823A (en) * | 1996-11-27 | 1999-02-16 | International Business Machines Corporation | Method of forming a multilayer electronic packaging substrate with integral cooling channels |
US5883219A (en) * | 1997-05-29 | 1999-03-16 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
US5904576A (en) * | 1996-11-01 | 1999-05-18 | Yamaha Corporation | Method of forming wiring structure |
US5919546A (en) * | 1995-06-22 | 1999-07-06 | Shinko Electric Industries Co. Ltd. | Porous ceramic impregnated wiring body |
US5962113A (en) * | 1996-10-28 | 1999-10-05 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
US5997999A (en) * | 1994-07-01 | 1999-12-07 | Shinko Electric Industries Co., Ltd. | Sintered body for manufacturing ceramic substrate |
US7047637B2 (en) * | 1996-08-29 | 2006-05-23 | Derochemont L Pierre | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5679110A (en) | 1979-11-30 | 1981-06-29 | Asahi Glass Co Ltd | Preparation of modified polytetrafluoroethylene |
EP0357759A1 (en) | 1988-02-29 | 1990-03-14 | Digital Equipment Corporation | Alignment of leads for ceramic integrated circuit packages |
EP0380115B2 (en) | 1989-01-26 | 2004-12-01 | Sumitomo Electric Industries, Ltd. | Oxide superconducting wire |
US5227338A (en) * | 1990-04-30 | 1993-07-13 | International Business Machines Corporation | Three-dimensional memory card structure with internal direct chip attachment |
US5691498A (en) * | 1992-02-07 | 1997-11-25 | Trw Inc. | Hermetically-sealed electrically-absorptive low-pass radio frequency filters and electromagnetically lossy ceramic materials for said filters |
JPH06255019A (en) | 1993-03-08 | 1994-09-13 | Hitachi Ltd | Ceramic composite laminated board and manufacturing method of multilayer wiring board using the same |
US5470668A (en) | 1994-03-31 | 1995-11-28 | The Regents Of The University Of Calif. | Metal oxide films on metal |
US5849100A (en) * | 1995-05-15 | 1998-12-15 | Bowden Industries | Method for cleaning oily objects |
US5644327A (en) * | 1995-06-07 | 1997-07-01 | David Sarnoff Research Center, Inc. | Tessellated electroluminescent display having a multilayer ceramic substrate |
US5707715A (en) | 1996-08-29 | 1998-01-13 | L. Pierre deRochemont | Metal ceramic composites with improved interfacial properties and methods to make such composites |
-
1999
- 1999-06-25 US US09/344,682 patent/US6323549B1/en not_active Expired - Fee Related
-
2001
- 2001-11-21 US US09/990,615 patent/US6742249B2/en not_active Expired - Fee Related
-
2004
- 2004-04-15 US US10/824,723 patent/US7047637B2/en not_active Expired - Fee Related
-
2006
- 2006-05-08 US US11/430,152 patent/US20060200958A1/en not_active Abandoned
Patent Citations (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3676292A (en) * | 1970-10-07 | 1972-07-11 | Olin Corp | Composites of glass-ceramic-to-metal,seals and method of making same |
US3869312A (en) * | 1971-03-18 | 1975-03-04 | Ici Ltd | Electrodes and electrochemical processes |
US4372037A (en) * | 1975-03-03 | 1983-02-08 | Hughes Aircraft Company | Large area hybrid microcircuit assembly |
US4410874A (en) * | 1975-03-03 | 1983-10-18 | Hughes Aircraft Company | Large area hybrid microcircuit assembly |
US4071385A (en) * | 1976-05-19 | 1978-01-31 | Arthur Kuris | Ultrasonic inlaid article |
US4267210A (en) * | 1978-07-28 | 1981-05-12 | The Foundation: The Research Institute For Special Inorganic Materials | Method for producing corrosion-, heat- and oxidation-resistant materials |
US4598167A (en) * | 1983-07-27 | 1986-07-01 | Hitachi, Ltd. | Multilayered ceramic circuit board |
US4551357A (en) * | 1984-05-25 | 1985-11-05 | Ngk Insulators, Ltd. | Process of manufacturing ceramic circuit board |
US4679321A (en) * | 1985-10-18 | 1987-07-14 | Kollmorgen Technologies Corporation | Method for making coaxial interconnection boards |
US4770953A (en) * | 1986-02-20 | 1988-09-13 | Kabushiki Kaisha Toshiba | Aluminum nitride sintered body having conductive metallized layer |
US5024883A (en) * | 1986-10-30 | 1991-06-18 | Olin Corporation | Electronic packaging of components incorporating a ceramic-glass-metal composite |
US5077270A (en) * | 1987-03-26 | 1991-12-31 | Matsushita Electric Industrial Co., Ltd. | Elements comprising a film of a perovskite compound whose crystallographic axes are oriented and a method of making such elements |
US4880770A (en) * | 1987-05-04 | 1989-11-14 | Eastman Kodak Company | Metalorganic deposition process for preparing superconducting oxide films |
US4942079A (en) * | 1987-06-19 | 1990-07-17 | Canon Kabushiki Kaisha | Ceramic and circuit substrate and electronic circuit substrate by use thereof |
US4950643A (en) * | 1988-03-25 | 1990-08-21 | Eastman Kodak Company | Metalorganic deposition process for preparing heavy pnictide superconducting oxide films |
US5155665A (en) * | 1988-03-30 | 1992-10-13 | Kabushiki Kaisha Toshiba | Bonded ceramic-metal composite substrate, circuit board constructed therewith and methods for production thereof |
US5096878A (en) * | 1988-03-31 | 1992-03-17 | Mitsui Kinzoku Kogyo Kabushiki Kaisha | Method for production of bi-containing superconducting ceramics laminates |
US4987677A (en) * | 1988-04-25 | 1991-01-29 | Kabushiki Kaisha Toshiba | Bonded ceramic metal composite substrate, circuit board constructed therewith and methods for production thereof |
US4959507A (en) * | 1988-04-25 | 1990-09-25 | Kabushiki Kaisha Toshiba | Bonded ceramic metal composite substrate, circuit board constructed therewith and methods for production thereof |
US4981761A (en) * | 1988-06-03 | 1991-01-01 | Hitachi, Ltd. | Ceramic and metal bonded composite |
US5251803A (en) * | 1988-07-22 | 1993-10-12 | Mitsubishi Denki Kabushiki Kaisha | Ceramic-metal composite substrate and method for producing the same |
US5153077A (en) * | 1988-07-22 | 1992-10-06 | Mitsubishi Denki Kabushiki Kaisha | Ceramic-metal composite substrate |
US5011732A (en) * | 1988-07-26 | 1991-04-30 | Ngk Insulators, Ltd. | Glass ceramic substrate having electrically conductive film |
US5430008A (en) * | 1988-10-28 | 1995-07-04 | The Regents Of The University Of California | Method and composition for improving flux pinning and critical current in superconductors |
US5325265A (en) * | 1988-11-10 | 1994-06-28 | Mcnc | High performance integrated circuit chip package |
US5010053A (en) * | 1988-12-19 | 1991-04-23 | Arch Development Corporation | Method of bonding metals to ceramics |
US5336532A (en) * | 1989-02-21 | 1994-08-09 | Dow Corning Corporation | Low temperature process for the formation of ceramic coatings |
US5071828A (en) * | 1989-03-15 | 1991-12-10 | Asea Brown Boveri Ltd. | Process for the production of a crystal-oriented surface layer of a ceramic high temperature superconductor |
US5116808A (en) * | 1989-03-31 | 1992-05-26 | Compagnie Generale D'electricite | Tape based on a superconducting oxide, and method of manufacture |
US5104849A (en) * | 1989-06-06 | 1992-04-14 | The Furukawa Electric Co., Ltd. | Oxide superconductor and method of manufacturing the same |
US5318800A (en) * | 1989-09-15 | 1994-06-07 | Academy Of Applied Science | Method of forming high temperature thermally stable micron metal oxide coatings on substrates and improved metal oxide coated products |
US5300163A (en) * | 1989-10-05 | 1994-04-05 | Asahi Glass Company Ltd. | Process for fabricating a multilayer ceramic circuit board |
US5083368A (en) * | 1990-02-14 | 1992-01-28 | Motorola Inc. | Method of forming modular power device assembly |
US5348805A (en) * | 1990-07-05 | 1994-09-20 | Saint-Gobain Vitrage International | Formation of a layer of aluminum and tin or titanium oxides on a glass substrate |
US5113315A (en) * | 1990-08-07 | 1992-05-12 | Cirqon Technologies Corporation | Heat-conductive metal ceramic composite material panel system for improved heat dissipation |
US5168420A (en) * | 1990-11-20 | 1992-12-01 | Bell Communications Research, Inc. | Ferroelectrics epitaxially grown on superconducting substrates |
US5342653A (en) * | 1990-12-20 | 1994-08-30 | Monsanto Company | Method of producing polyvinyl butyral sheet having a desired level of glass adhesion |
US5187149A (en) * | 1991-02-15 | 1993-02-16 | At&T Bell Laboratories | Method of making a ribbon-like or sheet-like superconducting oxide composite body |
US5108026A (en) * | 1991-05-14 | 1992-04-28 | Motorola Inc. | Eutectic bonding of metal to ceramic |
US5256443A (en) * | 1991-05-18 | 1993-10-26 | Horiba, Ltd. | Method of producing metallic thin film sensors |
US5768109A (en) * | 1991-06-26 | 1998-06-16 | Hughes Electronics | Multi-layer circuit board and semiconductor flip chip connection |
US5256469A (en) * | 1991-12-18 | 1993-10-26 | General Electric Company | Multi-layered, co-fired, ceramic-on-metal circuit board for microelectronic packaging |
US5363277A (en) * | 1991-12-20 | 1994-11-08 | Rohm Co., Ltd. | Structure and method for mounting semiconductor device |
US5470568A (en) * | 1992-02-13 | 1995-11-28 | Arch Development Corporation | Methods and compositions of a polymer (poloxamer) for cell repair |
US5396034A (en) * | 1992-03-10 | 1995-03-07 | Hitachi | Thin film ceramic multilayer wiring hybrid board |
US5506755A (en) * | 1992-03-11 | 1996-04-09 | Kabushiki Kaisha Toshiba | Multi-layer substrate |
US5258887A (en) * | 1992-06-15 | 1993-11-02 | Eaton Corporation | Electrical device cooling system using a heat sink attached to a circuit board containing heat conductive layers and channels |
US5576934A (en) * | 1992-07-09 | 1996-11-19 | Robert Bosch Gmbh | Mounting unit for a multilayer hybrid circuit having power components including a copper coated ceramic center board |
US5475264A (en) * | 1992-07-30 | 1995-12-12 | Kabushiki Kaisha Toshiba | Arrangement having multilevel wiring structure used for electronic component module |
US5375039A (en) * | 1992-09-29 | 1994-12-20 | Robert Bosch Gmbh | Circuit board heat dissipation layering arrangement |
US5338598A (en) * | 1992-12-14 | 1994-08-16 | Corning Incorporated | Sintered inorganic composites comprising co-sintered tape reinforcement |
US5562973A (en) * | 1993-01-22 | 1996-10-08 | Nippondenso Co. Ltd. | Ceramic multi-layer wiring board |
US5444298A (en) * | 1993-02-04 | 1995-08-22 | Intel Corporation | Voltage converting integrated circuit package |
US5548481A (en) * | 1993-04-05 | 1996-08-20 | Ford Motor Company | Electronic module containing an internally ribbed, integral heat sink and bonded, flexible printed wiring board with two-sided component population |
US5363280A (en) * | 1993-04-22 | 1994-11-08 | International Business Machines Corporation | Printed circuit board or card thermal mass design |
US5604018A (en) * | 1993-06-25 | 1997-02-18 | Shinko Electric Industries, Co., Ltd. | Ceramic oxide circuit board |
US5600541A (en) * | 1993-12-08 | 1997-02-04 | Hughes Aircraft Company | Vertical IC chip stack with discrete chip carriers formed from dielectric tape |
US5621190A (en) * | 1993-12-24 | 1997-04-15 | Ngk Spark Plug Co., Ltd. | Ceramic package main body |
US5442240A (en) * | 1994-04-05 | 1995-08-15 | Motorola, Inc. | Method of adhesion to a polyimide surface by formation of covalent bonds |
US5473511A (en) * | 1994-05-05 | 1995-12-05 | Ford Motor Company | Printed circuit board with high heat dissipation |
US5752182A (en) * | 1994-05-09 | 1998-05-12 | Matsushita Electric Industrial Co., Ltd. | Hybrid IC |
US5540981A (en) * | 1994-05-31 | 1996-07-30 | Rohm And Haas Company | Inorganic-containing composites |
US5866252A (en) * | 1994-06-16 | 1999-02-02 | The United States Of America As Represented By The Secretary Of The Air Force | Super conducting metal-ceramic composite |
US5669136A (en) * | 1994-06-24 | 1997-09-23 | International Business Machines Corporation | Method of making high input/output density MLC flat pack |
US5997999A (en) * | 1994-07-01 | 1999-12-07 | Shinko Electric Industries Co., Ltd. | Sintered body for manufacturing ceramic substrate |
US5725938A (en) * | 1994-08-23 | 1998-03-10 | Lucent Technologies Inc. | Metallization of ceramic through application of an adherent reducible layer |
US5705715A (en) * | 1994-09-02 | 1998-01-06 | Bayer Aktiengesellschaft | Process for preparing 1,4-butanediol from maleic anhydride |
US5731066A (en) * | 1994-10-25 | 1998-03-24 | Hitachi, Ltd. | Electronic circuit device |
US5602421A (en) * | 1995-01-31 | 1997-02-11 | Hughes Aircraft Company | Microwave monolithic integrated circuit package with improved RF ports |
US5714801A (en) * | 1995-03-31 | 1998-02-03 | Kabushiki Kaisha Toshiba | Semiconductor package |
US5731067A (en) * | 1995-06-07 | 1998-03-24 | Denso Corporation | Multi-layered substrate |
US5818079A (en) * | 1995-06-13 | 1998-10-06 | Matsushita Electronics Corporation | Semiconductor integrated circuit device having a ceramic thin film capacitor |
US5919546A (en) * | 1995-06-22 | 1999-07-06 | Shinko Electric Industries Co. Ltd. | Porous ceramic impregnated wiring body |
US5821162A (en) * | 1995-07-14 | 1998-10-13 | Yamaha Corporation | Method of forming multi-layer wiring utilizing SOG |
US5700549A (en) * | 1996-06-24 | 1997-12-23 | International Business Machines Corporation | Structure to reduce stress in multilayer ceramic substrates |
US7047637B2 (en) * | 1996-08-29 | 2006-05-23 | Derochemont L Pierre | Method of manufacture of ceramic composite wiring structures for semiconductor devices |
US5838545A (en) * | 1996-10-17 | 1998-11-17 | International Business Machines Corporation | High performance, low cost multi-chip modle package |
US5773197A (en) * | 1996-10-28 | 1998-06-30 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
US5962113A (en) * | 1996-10-28 | 1999-10-05 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
US5904576A (en) * | 1996-11-01 | 1999-05-18 | Yamaha Corporation | Method of forming wiring structure |
US5870823A (en) * | 1996-11-27 | 1999-02-16 | International Business Machines Corporation | Method of forming a multilayer electronic packaging substrate with integral cooling channels |
US5883219A (en) * | 1997-05-29 | 1999-03-16 | International Business Machines Corporation | Integrated circuit device and process for its manufacture |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090024345A1 (en) * | 2005-03-22 | 2009-01-22 | Harald Prautzsch | Device and Method for Determining the Temperature of a Heat Sink |
US9318406B2 (en) * | 2005-03-22 | 2016-04-19 | Sew-Eurodrive Gmbh & Co. Kg | Device and method for determining the temperature of a heat sink |
US9967966B2 (en) | 2005-03-22 | 2018-05-08 | Sew-Eurodrive Gmbh & Co. Kg | Device and method for determining the temperature of a heat sink |
US20080303157A1 (en) * | 2007-06-08 | 2008-12-11 | Ching-Tai Cheng | High thermal conductivity substrate for a semiconductor device |
US7911059B2 (en) * | 2007-06-08 | 2011-03-22 | SeniLEDS Optoelectronics Co., Ltd | High thermal conductivity substrate for a semiconductor device |
US20110111537A1 (en) * | 2007-06-08 | 2011-05-12 | Ching-Tai Cheng | High thermal conductivity substrate for a semiconductor device |
JP2014067971A (en) * | 2012-09-27 | 2014-04-17 | Mitsubishi Materials Corp | Substrate for power module |
Also Published As
Publication number | Publication date |
---|---|
US7047637B2 (en) | 2006-05-23 |
US6323549B1 (en) | 2001-11-27 |
US20020031918A1 (en) | 2002-03-14 |
US20040194305A1 (en) | 2004-10-07 |
US6742249B2 (en) | 2004-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6742249B2 (en) | Method of manufacture of ceramic composite wiring structures for semiconductor devices | |
US5135595A (en) | Process for fabricating a low dielectric composite substrate | |
EP1652232B1 (en) | Multichip circuit module and method for the production thereof | |
DE102018116847B4 (en) | Ceramic module for a power semiconductor-integrated packaging and its preparation process | |
JP2505877B2 (en) | Substrate manufacturing method | |
US5371043A (en) | Method for forming a power circuit package | |
US20060027934A1 (en) | Silicon chip carrier with conductive through-vias and method for fabricating same | |
JPS6154651A (en) | Silicon circuit board of low loss multilevels | |
CN1176239A (en) | Large ceramic product and method of manufacturing the same | |
US5139851A (en) | Low dielectric composite substrate | |
US5139852A (en) | Low dielectric composite substrate | |
WO1998030072A9 (en) | Ceramic composite wiring structures for semiconductor devices and method of manufacture | |
WO1998030072A1 (en) | Ceramic composite wiring structures for semiconductor devices and method of manufacture | |
JPH0613726A (en) | Ceramic circuit substrate | |
JP3199637B2 (en) | Method for manufacturing multilayer wiring board | |
JP3085649B2 (en) | Transfer sheet and method of manufacturing wiring board using the same | |
JP2001015872A (en) | Insulating sheet for wiring board and method for manufacturing wiring board using the same | |
JPH1117348A (en) | Wiring board and method of manufacturing the same | |
TW200540955A (en) | Integrated circuit die and substrate coupling | |
US20040108058A1 (en) | Lamination process of packaging substrate | |
JP3292620B2 (en) | Wiring board and method of manufacturing the same | |
JP3610156B2 (en) | Manufacturing method of multilayer wiring board | |
JPH0439231B2 (en) | ||
Scrantom et al. | LTCC Technology | |
JP3297576B2 (en) | Wiring board and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |