US20060169409A1 - Electrochemically polishing conductive films on semiconductor wafers - Google Patents
Electrochemically polishing conductive films on semiconductor wafers Download PDFInfo
- Publication number
- US20060169409A1 US20060169409A1 US11/392,136 US39213606A US2006169409A1 US 20060169409 A1 US20060169409 A1 US 20060169409A1 US 39213606 A US39213606 A US 39213606A US 2006169409 A1 US2006169409 A1 US 2006169409A1
- Authority
- US
- United States
- Prior art keywords
- pad
- platen
- film
- electrodes
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000005498 polishing Methods 0.000 title claims description 8
- 239000004065 semiconductor Substances 0.000 title abstract description 13
- 235000012431 wafers Nutrition 0.000 title 1
- 239000012212 insulator Substances 0.000 claims 2
- 238000007517 polishing process Methods 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 11
- 230000005684 electric field Effects 0.000 abstract description 7
- 239000002184 metal Substances 0.000 description 7
- 230000001419 dependent effect Effects 0.000 description 2
- 239000012530 fluid Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
- C25F3/00—Electrolytic etching or polishing
- C25F3/02—Etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
- H01L21/32125—Planarisation by chemical mechanical polishing [CMP] by simultaneously passing an electrical current, i.e. electrochemical mechanical polishing, e.g. ECMP
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/959—Mechanical polishing of wafer
Definitions
- This invention relates generally to processing integrated circuits.
- a metal film formed on a semiconductor wafer may be polished.
- electrochemical polishing may be utilized.
- An abrasive fluid may be applied between the metal surface of the semiconductor wafer and a polishing platen.
- a potential may be applied between the semiconductor wafer and the polishing platen and the platen and semiconductor wafer may be counter rotated. As a result, the metal film may be polished.
- electropolish processes need uniform electrical contact to the metal film being polished.
- One limitation of electropolish processes is that the electrical contact to the film is made via contact to the edge of the wafer or at a few discrete points on the front of the wafer.
- the electropolish process is dependent on the resistance of the film between the contact point and the area of the film being polished. As the film is thinned, the resistance of the film increases and eventually the film becomes discontinuous. As a result, the removal process is significantly slowed and may subsequently be halted in some areas.
- FIG. 1 is a side elevational view of one embodiment of the present invention
- FIG. 2 is a partial, greatly enlarged, top plan view of a portion of the pad in accordance with one embodiment of the present invention.
- a semiconductor wafer 10 with a downwardly facing conductive surface may be rotated in a first direction indicated by a counterclockwise arrow.
- An electropolish platen 14 and pad 12 may be rotated in the opposite direction indicated by a clockwise arrow.
- the conductive film on the wafer 10 may be electropolished.
- an abrasive polish fluid material may be used between the semiconductor wafer 10 and the pad 12 . Pressure may or may not be exerted.
- the upper surface of the pad 12 includes an array of regularly spaced, cut-out regions 16 a .
- these cut-out regions 16 a have the circular configuration shown in FIG. 2 .
- electrical contact may be made through the pad 12 to the conductive surface of the semiconductor wafer 10 .
- an electric field may be applied through the cut-out region 16 a to the conductive surface of the semiconductor wafer 10 . Therefore, electrical contact can be made directly to the conductive film on the semiconductor wafer 10 and an electric field may still be applied to that wafer.
- the platen 14 may have a passage formed therethrough which allows a feedthrough 20 to provide electrical communication to a counter electrode 16 .
- the counter electrode 16 is exposed by the cut-out region 16 a formed in the pad 12 .
- an electrical potential may be supplied through the platen 14 (from the bottom side) to the electrode 16 to set up an electric field between the conductive film 22 of the semiconductor wafer 10 and the counter electrode 16 .
- the conductive film 22 may be a metal layer to be polished in one embodiment.
- An insulative film 24 separates the feedthrough 20 and the counter electrode 16 from the pad 12 and the platen 14 .
- the pad 12 and the platen 14 are electrically conductive so that an electrical potential may be conveyed through the platen 14 to the pad 12 and thereafter to the film 22 .
- the film 22 is at one polarity and the counter electrode 16 is at another polarity, setting up an electric field.
- the circularly shaped edge of the cut-out region 16 a may be effective in providing a polishing action.
- An electrical potential may be provided through the insulative film 24 upwardly from below to the feedthrough 20 to the electrode 16 in one embodiment of the present invention.
- a potential of the opposite polarity is applied from below the platen 14 to the film 22 via the conductive platen 14 and pad 12 , in one embodiment.
- the electric field between the film 22 and the counter electrode 16 may be proportional to the voltage difference between the platen 14 and the electrode 16 in one embodiment of the present invention. That electric field drives the electrochemical polish process.
- the pad 12 serves the dual function of providing an abrasive surface, as well as electrical contact to the film 22 being polished.
- uniform electrical contact may be made to the film 22 being polished.
- the electropolish process may be less dependent on the resistance of the film 22 because a wide contact surface may be had between the film 22 and the pad 12 in some embodiments.
- the film 22 removal process may not be significantly slowed or halted in some areas. This may improve the ability to remove the entire film 22 in some embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Weting (AREA)
Abstract
An electropolish process may remove a conductive film from a semiconductor wafer. An electropolish apparatus having a pad over a platen may make surface-to-surface electrical contact with the conductive film of the wafer across the entire surface of the pad and the conductive film on the wafer. An electric field may be applied through openings in the pad and electrodes which receive potential by feedthroughs that extend through the platen to those electrodes. The electrodes in the feedthroughs may be electrically isolated from the pad and the platen. As a result, more uniform application of electrical potential across the surface to be polished may be achieved in some embodiments.
Description
- This application is a divisional of U.S. patent application Ser. No. 10/722,801, filed on Nov. 26, 2003.
- This invention relates generally to processing integrated circuits.
- In the course of semiconductor wafer fabrication, a metal film formed on a semiconductor wafer may be polished. Conventionally, electrochemical polishing may be utilized. An abrasive fluid may be applied between the metal surface of the semiconductor wafer and a polishing platen. A potential may be applied between the semiconductor wafer and the polishing platen and the platen and semiconductor wafer may be counter rotated. As a result, the metal film may be polished.
- Generally electropolish processes need uniform electrical contact to the metal film being polished. One limitation of electropolish processes is that the electrical contact to the film is made via contact to the edge of the wafer or at a few discrete points on the front of the wafer.
- Thus, the electropolish process is dependent on the resistance of the film between the contact point and the area of the film being polished. As the film is thinned, the resistance of the film increases and eventually the film becomes discontinuous. As a result, the removal process is significantly slowed and may subsequently be halted in some areas.
- Thus, conventional electropolish processes suffer from an inability to remove the entire metal film due to the increase in resistivity at the end of the process. Patches of metal may remain at the end of the conventional process.
- Thus, there is a need for better ways to implement electrochemical polishing.
-
FIG. 1 is a side elevational view of one embodiment of the present invention; -
FIG. 2 is a partial, greatly enlarged, top plan view of a portion of the pad in accordance with one embodiment of the present invention; and -
FIG. 3 is an enlarged, partial, vertical, cross-sectional view through a portion of the wafer pad and platen shown inFIG. 1 in accordance with one embodiment of the present invention. - Referring to
FIG. 1 , a semiconductor wafer 10 with a downwardly facing conductive surface may be rotated in a first direction indicated by a counterclockwise arrow. Anelectropolish platen 14 andpad 12 may be rotated in the opposite direction indicated by a clockwise arrow. As a result, the conductive film on thewafer 10 may be electropolished. - In some cases, an abrasive polish fluid material may be used between the
semiconductor wafer 10 and thepad 12. Pressure may or may not be exerted. - Referring to
FIG. 2 , the upper surface of thepad 12 includes an array of regularly spaced, cut-outregions 16 a. In one embodiment, these cut-outregions 16 a have the circular configuration shown inFIG. 2 . As a result, electrical contact may be made through thepad 12 to the conductive surface of thesemiconductor wafer 10. At the same time, an electric field may be applied through the cut-outregion 16 a to the conductive surface of thesemiconductor wafer 10. Therefore, electrical contact can be made directly to the conductive film on thesemiconductor wafer 10 and an electric field may still be applied to that wafer. - Referring to
FIG. 3 , theplaten 14 may have a passage formed therethrough which allows afeedthrough 20 to provide electrical communication to acounter electrode 16. Thecounter electrode 16 is exposed by the cut-outregion 16 a formed in thepad 12. Thus, an electrical potential may be supplied through the platen 14 (from the bottom side) to theelectrode 16 to set up an electric field between theconductive film 22 of thesemiconductor wafer 10 and thecounter electrode 16. Theconductive film 22 may be a metal layer to be polished in one embodiment. - An
insulative film 24 separates thefeedthrough 20 and thecounter electrode 16 from thepad 12 and theplaten 14. In one embodiment, thepad 12 and theplaten 14 are electrically conductive so that an electrical potential may be conveyed through theplaten 14 to thepad 12 and thereafter to thefilm 22. Thus, thefilm 22 is at one polarity and thecounter electrode 16 is at another polarity, setting up an electric field. The circularly shaped edge of the cut-outregion 16 a may be effective in providing a polishing action. - An electrical potential may be provided through the
insulative film 24 upwardly from below to thefeedthrough 20 to theelectrode 16 in one embodiment of the present invention. A potential of the opposite polarity is applied from below theplaten 14 to thefilm 22 via theconductive platen 14 andpad 12, in one embodiment. The electric field between thefilm 22 and thecounter electrode 16 may be proportional to the voltage difference between theplaten 14 and theelectrode 16 in one embodiment of the present invention. That electric field drives the electrochemical polish process. Thepad 12 serves the dual function of providing an abrasive surface, as well as electrical contact to thefilm 22 being polished. - Thus, in some embodiments, uniform electrical contact may be made to the
film 22 being polished. As a result, the electropolish process may be less dependent on the resistance of thefilm 22 because a wide contact surface may be had between thefilm 22 and thepad 12 in some embodiments. As a result, thefilm 22 removal process may not be significantly slowed or halted in some areas. This may improve the ability to remove theentire film 22 in some embodiments. - While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.
Claims (7)
1. A polishing pad for an electrochemical polishing process comprising:
a conductive body and a plurality of regularly spaced openings through said body; and
an electrode in said openings connectable to a potential, said electrode insulated from said body.
2. The pad of claim 1 wherein said openings have a circular shape.
3. The pad of claim 1 including an insulator between said electrode and said body.
4. An electrochemical polishing apparatus comprising:
a platen;
a pad positioned over said platen, said pad being conductive; and
a plurality of electrodes formed within openings in said pad, said electrodes being electrically isolated from said pad.
5. The apparatus of claim 4 wherein said platen is electrically conductive.
6. The apparatus of claim 4 including insulators to insulate said electrode electrically from said pad.
7. The apparatus of claim 4 wherein said electrodes extend through said pad and said platen.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/392,136 US20060169409A1 (en) | 2003-11-26 | 2006-03-29 | Electrochemically polishing conductive films on semiconductor wafers |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/722,801 US7052996B2 (en) | 2003-11-26 | 2003-11-26 | Electrochemically polishing conductive films on semiconductor wafers |
US11/392,136 US20060169409A1 (en) | 2003-11-26 | 2006-03-29 | Electrochemically polishing conductive films on semiconductor wafers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/722,801 Division US7052996B2 (en) | 2003-11-26 | 2003-11-26 | Electrochemically polishing conductive films on semiconductor wafers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060169409A1 true US20060169409A1 (en) | 2006-08-03 |
Family
ID=34592078
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/722,801 Expired - Fee Related US7052996B2 (en) | 2003-11-26 | 2003-11-26 | Electrochemically polishing conductive films on semiconductor wafers |
US11/392,136 Abandoned US20060169409A1 (en) | 2003-11-26 | 2006-03-29 | Electrochemically polishing conductive films on semiconductor wafers |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/722,801 Expired - Fee Related US7052996B2 (en) | 2003-11-26 | 2003-11-26 | Electrochemically polishing conductive films on semiconductor wafers |
Country Status (1)
Country | Link |
---|---|
US (2) | US7052996B2 (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5575706A (en) * | 1996-01-11 | 1996-11-19 | Taiwan Semiconductor Manufacturing Company Ltd. | Chemical/mechanical planarization (CMP) apparatus and polish method |
US6561873B2 (en) * | 2000-02-17 | 2003-05-13 | Applied Materials, Inc. | Method and apparatus for enhanced CMP using metals having reductive properties |
US20030114087A1 (en) * | 2001-12-19 | 2003-06-19 | Applied Materials, Inc. | Method and apparatus for face-up substrate polishing |
US6620336B2 (en) * | 2000-03-27 | 2003-09-16 | Kabushiki Kaisha Toshiba | Polishing pad, polishing apparatus and polishing method |
US6736952B2 (en) * | 2001-02-12 | 2004-05-18 | Speedfam-Ipec Corporation | Method and apparatus for electrochemical planarization of a workpiece |
US6848977B1 (en) * | 2003-08-29 | 2005-02-01 | Rohm And Haas Electronic Materials Cmp Holdings, Inc. | Polishing pad for electrochemical mechanical polishing |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5329734A (en) * | 1993-04-30 | 1994-07-19 | Motorola, Inc. | Polishing pads used to chemical-mechanical polish a semiconductor substrate |
US5554064A (en) * | 1993-08-06 | 1996-09-10 | Intel Corporation | Orbital motion chemical-mechanical polishing apparatus and method of fabrication |
US5899745A (en) * | 1997-07-03 | 1999-05-04 | Motorola, Inc. | Method of chemical mechanical polishing (CMP) using an underpad with different compression regions and polishing pad therefor |
US6709981B2 (en) * | 2000-08-16 | 2004-03-23 | Memc Electronic Materials, Inc. | Method and apparatus for processing a semiconductor wafer using novel final polishing method |
US6802955B2 (en) * | 2002-01-11 | 2004-10-12 | Speedfam-Ipec Corporation | Method and apparatus for the electrochemical deposition and planarization of a material on a workpiece surface |
-
2003
- 2003-11-26 US US10/722,801 patent/US7052996B2/en not_active Expired - Fee Related
-
2006
- 2006-03-29 US US11/392,136 patent/US20060169409A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5575706A (en) * | 1996-01-11 | 1996-11-19 | Taiwan Semiconductor Manufacturing Company Ltd. | Chemical/mechanical planarization (CMP) apparatus and polish method |
US6561873B2 (en) * | 2000-02-17 | 2003-05-13 | Applied Materials, Inc. | Method and apparatus for enhanced CMP using metals having reductive properties |
US6620336B2 (en) * | 2000-03-27 | 2003-09-16 | Kabushiki Kaisha Toshiba | Polishing pad, polishing apparatus and polishing method |
US6736952B2 (en) * | 2001-02-12 | 2004-05-18 | Speedfam-Ipec Corporation | Method and apparatus for electrochemical planarization of a workpiece |
US20030114087A1 (en) * | 2001-12-19 | 2003-06-19 | Applied Materials, Inc. | Method and apparatus for face-up substrate polishing |
US6848977B1 (en) * | 2003-08-29 | 2005-02-01 | Rohm And Haas Electronic Materials Cmp Holdings, Inc. | Polishing pad for electrochemical mechanical polishing |
Also Published As
Publication number | Publication date |
---|---|
US20050112897A1 (en) | 2005-05-26 |
US7052996B2 (en) | 2006-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6090239A (en) | Method of single step damascene process for deposition and global planarization | |
US6848977B1 (en) | Polishing pad for electrochemical mechanical polishing | |
US7367871B2 (en) | Semiconductor processing methods of removing conductive material | |
US6242343B1 (en) | Process for fabricating semiconductor device and apparatus for fabricating semiconductor device | |
EP0049588A2 (en) | Method and apparatus for dry etching and electrostatic chucking device used therein | |
US7578923B2 (en) | Electropolishing system and process | |
US7303462B2 (en) | Edge bead removal by an electro polishing process | |
EP0534271B1 (en) | Semiconductor device having improved frequency response | |
EP0660402B1 (en) | Power semiconductor device | |
US7052996B2 (en) | Electrochemically polishing conductive films on semiconductor wafers | |
US6265325B1 (en) | Method for fabricating dual gate dielectric layers | |
US6863769B2 (en) | Configuration and method for making contact with the back surface of a semiconductor substrate | |
US6236083B1 (en) | Power device | |
EP0701288A3 (en) | Semiconductor device and method of manufacturing the same | |
US6228765B1 (en) | Structure and method for forming conductive members in an integrated circuit | |
KR100564425B1 (en) | Chemical mechanical polishing device using magnetic field and polishing method | |
JPH0870101A (en) | Integrated circuit capacitor structure and its preparation | |
KR100218870B1 (en) | Manufacturing method of semiconductor device and silicon substrate cassette for selective etching | |
US20090061617A1 (en) | Edge bead removal process with ecmp technology | |
JP3843871B2 (en) | Electropolishing method and semiconductor device manufacturing method | |
US20060035441A1 (en) | Method for processing a thin semiconductor substrate | |
US20250132196A1 (en) | Semiconductor device having capacitor array and method of forming the same | |
TW374242B (en) | Method for manufacturing an underside electrode of a capacitor | |
CN119480779A (en) | Semiconductor structure and method for manufacturing the same | |
JP2797351B2 (en) | Method for manufacturing semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |