+

US20060125065A1 - Multi-part lead frame with dissimilar materials - Google Patents

Multi-part lead frame with dissimilar materials Download PDF

Info

Publication number
US20060125065A1
US20060125065A1 US11/351,165 US35116506A US2006125065A1 US 20060125065 A1 US20060125065 A1 US 20060125065A1 US 35116506 A US35116506 A US 35116506A US 2006125065 A1 US2006125065 A1 US 2006125065A1
Authority
US
United States
Prior art keywords
lead frame
semiconductor device
die paddle
lead
alloy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/351,165
Inventor
S. Hinkle
Jerry Brooks
David Corisis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/351,165 priority Critical patent/US20060125065A1/en
Publication of US20060125065A1 publication Critical patent/US20060125065A1/en
Priority to US11/595,068 priority patent/US20070057353A1/en
Priority to US11/595,361 priority patent/US20070057354A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49506—Lead-frames or other flat leads characterised by the die pad an insulative substrate being used as a diepad, e.g. ceramic, plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49537—Plurality of lead frames mounted in one device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49565—Side rails of the lead frame, e.g. with perforations, sprocket holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582—Metallic layers on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01042—Molybdenum [Mo]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to a molded semiconductor device and a method for fabricating the same. More particularly, the present invention relates to a semiconductor device assembly utilizing a multi-part lead frame having dissimilar materials and the method for fabricating the same.
  • the multi-part lead frame can be used for a wide variety of types of lead frames, such as modified conventional lead frames, leads-over-chip (LOC) lead frames, hybrid lead frames, etc.
  • molded semiconductor devices are constructed by assembling and interconnecting a semiconductor device to a lead frame and molding the structure in plastic.
  • a lead frame is made from a metal ribbon, with each lead frame including a paddle (also known as a die paddle, die-attach tab, or island) for attaching a semiconductor device thereto and a plurality of leads arranged such that the leads do not overlap the paddle on which the semiconductor device is to be mounted.
  • a paddle also known as a die paddle, die-attach tab, or island
  • LOC lead frame configuration for a semiconductor device replaces the conventional lead frame configuration with a lead frame configuration having no die paddle and having lead fingers or leads that extend over the active surface of the semiconductor device.
  • the semiconductor device is supported by being adhesively secured to the lead fingers by means of a dielectric film disposed between the undersides of a portion of the lead fingers and the semiconductor device. Examples of assemblies implementing LOC lead frame technology are disclosed in U.S. Pat. Nos. 5,184,208; 5,252,853; 5,286,679; 5,304,842; and 5,461,255. In some instances, LOC lead frame assemblies employ additional quantities of adhesive to enhance physical support of the semiconductor device for handling.
  • Traditional lead frame semiconductor device assemblies have a semiconductor device attached to a die paddle of the lead frame.
  • the die paddle having a semiconductor device attached thereto is located adjacent the inner ends of the lead fingers of the lead frame so that the inner ends of the lead fingers are in close lateral proximity to the bond pads located at the periphery of the active surface of the semiconductor device. Wire bonds are formed between the inner ends of the lead fingers and the bond pads on the periphery of the semiconductor device.
  • LOC lead frame assemblies have lead fingers of the lead frame extending over the active surface of the semiconductor device and adhesively attached thereto. This permits physical support of the semiconductor device from the lead fingers themselves, permits more diverse placement of the bond pads on the active surface of the semiconductor device, and permits the use of the lead fingers for heat transfer from the semiconductor device.
  • use of LOC lead frame assemblies in combination with plastic packaging of the LOC lead frame assembly has demonstrated some shortcomings of LOC technology and economics.
  • a semiconductor device which is adhesively suspended by its active surface from the lead fingers of an LOC lead frame and has the bond pads of the semiconductor device and the inner ends of lead fingers of the lead frame connected by wire bonds, is placed in a mold cavity and molded in a thermosetting polymer to form a highly cross-linked matrix.
  • the adhesive tape used to bond to the lead fingers of the lead frame does not adequately lock the lead fingers in position.
  • the adhesive on the tape is not strong enough to lock the lead fingers in position for wire bonding, as the lead fingers may pull away from the tape before wire bonding.
  • the lead fingers may pull away from the tape after wire bonding of the semiconductor device but before molding of the semiconductor device and LOC lead frame, thereby either causing shorts between adjacent wire bonds or the wire bonds to pull loose from either the bond pads of the semiconductor device or the lead fingers of the lead frame.
  • a cost reduction can be realized by replacing the more expensive adhesives and tapes used in the LOC lead frame and semiconductor device assembly with a lower cost lead frame having characteristics of both a conventional type lead frame configuration and an LOC type lead frame configuration.
  • An alternative type lead frame to an LOC lead frame and semiconductor device assembly is disclosed in U.S. Pat. No. 4,984,059 to Kubota et al.
  • two metal lead frames are used.
  • a die paddle, onto which a semiconductor device is subsequently attached, is formed between the longitudinal sides of a first lead frame.
  • a second lead frame is formed having lead fingers extending between the longitudinal sides thereof.
  • An assembly is formed by welding the first lead frame having a semiconductor device attached to the die paddle to the second lead frame having the lead fingers thereof extending over the active surface of the semiconductor device. The welding is accomplished by welding cradles running along the two longitudinal sides of each lead frame.
  • Alignment of the two lead frames is accomplished by matching alignment holes found on the cradles with alignment holes in the longitudinal sides of each lead frame.
  • the double lead frame assembly thus eliminates the need for tapes or adhesives as a means to support the die from the lead fingers themselves, as the semiconductor device is supported by the die paddle of the first lead frame.
  • the '059 patent discloses a semiconductor device that is attached to a die paddle having arms extending therefrom with the arms of the die paddle being attached to receiving portions of a lead frame having a plurality of leads formed therewith.
  • use of either double lead frame assemblies or separately formed die paddles subsequently attached to receiving portions of a lead frame in combination with a molded packaging lead frame assembly so formed has demonstrated shortcomings in terms of technology and economics.
  • a shortcoming of the separately formed die paddle subsequently attached to receiving portions of a lead frame is that the separately formed die paddle is difficult to handle and to accurately attach to the lead frame, thereby creating wire bonding problems between the leads of the lead frame and the bond pads of the semiconductor device.
  • double lead frame assemblies that utilize different metallic and/or non-metallic materials to fabricate the two lead frames allows packaging and operational advantages.
  • Materials can be selected which closely match either the mold compound properties, the semiconductor device properties, or both, in order to capitalize on a desired effect or characteristic (e.g., fabricating a die paddle with A-42 type alloy material to deal with thermal expansion and fabricating the lead frame with copper material to increase speed of transmission).
  • packaging advantages can be realized by using materials of different thicknesses to obtain desired effects such as conservation of space to form smaller packages or increased heat dissipation from the package.
  • desirable characteristics of different types of lead frames may be combined into double lead frame assemblies, particularly where the semiconductor device is accurately located with respect to the lead frame.
  • the prior art has neither provided a multilayer molded semiconductor device package that is fabricated through conventional single lead frame assembly and molding processes, nor has it provided for use of dissimilar lead frame materials to fabricate a multilayer molded plastic semiconductor device package.
  • the present invention provides a multi-part lead frame and semiconductor device assembly which includes a die paddle, the multi-part lead frame being separately formed and assembled from dissimilar or separate materials, if desired.
  • the use of separate or different materials for the lead fingers of the lead frame and die paddle provides packaging and operational advantages through the availability of a variety of materials which can be selected to closely match the mold compound and semiconductor device properties.
  • Another advantage of the present invention is to provide a semiconductor device assembly fabricated from less expensive materials than those currently being used.
  • a semiconductor device or die assembly that includes a semiconductor device having an active surface having, in turn, a plurality of bond pads formed thereon and a lead frame assembly including a first lead frame and a second lead frame.
  • the first lead frame includes a die paddle onto which the semiconductor device is attached, first carriers and tie bars connecting the die paddle to the carriers of the lead frame.
  • the first carriers are usually vertically spaced from the die paddle such that the die paddle is located in a horizontal plane below the first carriers so that when the semiconductor device or die is mounted on the die paddle, the active surface of the semiconductor die is located in substantially the same horizontal plane as the first carriers.
  • the second lead frame of the lead frame assembly includes a plurality of lead fingers extending inwardly from second carriers having second alignment holes therein, each lead finger of the plurality of lead fingers including an inner lead portion and an outer lead portion secured to a carrier.
  • the inner lead portion of each lead finger is located in a predetermined location with respect to the bonds pads on the active surface of a semiconductor device attached to the die paddle of the first lead frame after portions of the first and second lead frames have been joined.
  • the inner lead portion of each lead finger is also horizontally spaced at a predetermined location from the bond pads located on the active surface of the semiconductor device attached to the die paddle of the first lead frame after portions of the first and second lead frames have been joined. Wire bonds interconnect the inner lead portion of each lead finger and the bond pads of the semiconductor device or die.
  • the second lead frame further includes tab receiving portions for securing or attaching portions of tie bars of the first lead frame to the second lead frame.
  • the present invention further includes a method of fabricating a semiconductor device.
  • a semiconductor device having an active surface having, in turn, bond pads formed thereon is used.
  • a first lead frame including a die paddle, first carriers having alignment holes therein, and tie bars having cut zones and tabs therein. The tie bar interconnects the die paddle and first carriers.
  • the semiconductor device is attached to the die paddle.
  • a second lead frame having second carriers and a plurality of lead fingers is used in the method of the present invention.
  • the second carriers of the second lead frame include tab receiving portions affixed thereto and second alignment members.
  • the first and second lead frames are aligned by aligning the plurality of first alignment members and second alignment members together.
  • first and second lead frames are then joined by securing the tabs of the first lead frame to the tab receiving portions of the second lead frame.
  • the tie bars are then cut at a point between the tabs and the first carriers and the first carriers are discarded.
  • the inner lead ends of the lead fingers and the bond pads of the semiconductor device are interconnected with wire bonds.
  • the semiconductor device assembly of the present invention permits the use of “single lead frame” equipment through all existing manufacturing steps instead of replacing existing equipment for a so called “double lead frame” process.
  • the semiconductor device assembly may be molded into the desired package using conventional apparatus and methods.
  • Securing of the first and second lead frames (or portions thereof) may be accomplished by welding, adhesive bonding, or any other suitable method of bonding.
  • the lead frame configuration of the present invention may be a conventional type, an LOC type, a hybrid type, etc.
  • FIG. 1 a is a plan view of a prior art assembly of a semiconductor device before molding
  • FIG. 1 b is a sectional view along lines IB-IB in FIG. 1 a;
  • FIG. 1 c is a plan view of a prior art assembly semiconductor device before molding
  • FIG. 2 is a cross-sectional view of a mold used in encapsulating a prior art assembly
  • FIG. 3 is a plan view of a first lead frame and die paddle
  • FIG. 4 is a sectional view of the first lead frame and die paddle of FIG. 3 ;
  • FIG. 5 is a plan view of a semiconductor device
  • FIG. 6 is a plan view of a second lead frame
  • FIGS. 7 a to 7 f are diagrams for explaining a manufacturing process of a semiconductor device according to a first embodiment of the present invention.
  • FIG. 8 is a cross-sectional view of a mold including the assembly according to a first embodiment of the present invention.
  • FIG. 9 is a cross-sectional view of a further semiconductor device according to the present invention.
  • FIG. 10 is a plan view of another semiconductor device
  • FIG. 11 is a plan view of a second embodiment of the first lead frame of the present invention.
  • FIG. 12 is a plan view of a second embodiment of the second lead frame of the present invention.
  • FIG. 13 is a plan view of the semiconductor device assembled with the first and second lead frames of the second embodiment of the present invention.
  • FIGS. 1 a , 1 b , 1 c and 2 illustrate a prior art device in which two metal lead frames are used for fabricating a semiconductor device.
  • FIGS. 1 a and 1 b (taken along line IB-IB of FIG. 1 a ) illustrate a die paddle 4 that is formed as part of a first lead frame 2 and that is tied to carriers 6 with tie bars 8 .
  • the first lead frame 2 comprises carriers 6 running along two longitudinal sides of the first lead frame itself and is provided with alignment holes 10 .
  • the carriers 6 are bent to differentiate the levels of the die paddle 4 in relation to the ends of the carriers 6 .
  • FIG. 1 c illustrates a second lead frame 12 comprising carriers 16 running along two longitudinal sides of the second lead frame itself.
  • the second lead frame 12 is provided with alignment holes 14 , a plurality of leads 18 consisting of an inner lead portion 18 a and an outer lead portion 18 b , and dam bars 20 tying the leads 18 to each other and to the carriers 16 .
  • FIGS. 1 a , 1 b , 1 c , and 2 which illustrates a mold used in the double lead frame assembly process
  • a semiconductor die 22 is bonded onto the die paddle 4 .
  • An insulating film 24 may be bonded onto the top surface of the die paddle 4 to insulate the semiconductor die 22 .
  • the inner lead portions 18 a of second lead frame 12 are connected to an active surface of semiconductor die 22 by means of wire bonding 28 .
  • First lead frame 2 is then fixed to second lead frame 12 by welding a portion of the carrier 6 of first lead frame 2 to a portion of the carrier 16 of second lead frame 12 .
  • This particular assembly requires a particular mold adopted for receiving two lead frames, as illustrated in FIG. 2 .
  • a mold 26 comprising an upper half 26 a and a lower half 26 b holds carriers 6 and 16 of lead frames 2 and 12 , respectively.
  • An alternative embodiment of the prior art device shown in drawing FIGS. 1 a , 1 b , 1 c , and 2 comprises the same assembly steps described before, except that die paddle 4 is not formed as part of a first lead frame 2 . Instead, die paddle 4 and tie bars 8 are welded directly onto a tie-receiving portion formed on the second lead frame 12 . Due to the exclusion of the carrier 6 and alignment holes 10 of first lead frame 2 , this alternative embodiment requires specialized equipment to locate, align and weld the tie bars 8 to the tie-receiving portion of the alternative second lead frame 12 .
  • FIGS. 3 and 4 illustrate a first embodiment of a first lead frame 30 according to the present invention.
  • the first lead frame 30 is made from any metallic material, non-metallic material, or any combinations thereof, which exhibit desirable properties with respect to, for example, thermal conductivity, coefficient of thermal expansion, heat dissipation, strength, and formability.
  • Well known examples of such materials include alloy 42, copper, aluminum, silver, ceramic compounds, organic and inorganic silicone based compounds, plastic compounds, and glass-epoxy based organic materials, reinforced organic materials, etc.
  • the first lead frame 30 comprises first carriers 32 running along the two longitudinal sides of the first lead frame and further is provided with alignment holes 34 thereon.
  • a die paddle 36 is connected to first carriers 32 by means of tie bars 38 .
  • the die paddle 36 has sufficient length and width to easily accommodate semiconductor chips or dice of varying sizes and shapes.
  • Tie bar cut zones 40 and attachment tabs 42 are provided on tie bars 38 for use in assembling the semiconductor device, as more fully set forth below (see FIGS. 7 a to 7 f ).
  • Attachment tabs 42 consist of co-planar extensions emanating from the tie bars, each attachment tab 42 being substantially larger and/or wider than the tie bar 38 to which the attachment tab 42 is connected, although the attachment tab 42 may be any desired size and/or configuration suitable for use.
  • Tie bar cut zones 40 consist of preweakened, cutaway or recessed portions located between the attachment tabs 42 and the first carriers 32 on the tie bars 38 .
  • the tie bars 38 are bent downwardly, so as to position the die paddle 36 in a substantially horizontal arrangement with and at a lower level in relation to the first carriers 32 and first lead frame 30 . Because the degree of pitch in the bend, as well as the length and width of the tie bars 38 , is dependent on the height of the semiconductor chip or die to be placed on the die paddle 36 , the tie bars 38 will correspondingly vary with regard to shape and angle of bend in order to accommodate a wide variety of semiconductor device shapes and sizes. Inclusion of first carriers 32 and alignment holes 34 permit the use of existing equipment used in single lead frame processes to accomplish the attachment of the semiconductor device 44 ( FIG. 5 ) onto the die paddle 36 .
  • FIG. 5 illustrates a semiconductor device 44 having bond pads 46 placed in a linear arrangement on an active surface of the semiconductor device 44 . It is understood that any semiconductor device having various arrangements of bond pads known in the art can be used. It will also be understood that the semiconductor device 44 is not limited with respect to length, width, thickness, or material composition.
  • FIG. 6 illustrates a second lead frame 48 according to the present invention.
  • the second lead frame 48 comprises second carriers 50 running along the two longitudinal sides of the second lead frame 48 , alignment holes 52 , a plurality of leads 54 consisting of an inner lead portion 54 a and an outer lead portion 54 b , dam bars 56 tying the leads 54 to each other and to second carriers 50 , and attachment tab receiving portions 58 having apertures 58 ′ therein.
  • Each attachment tab receiving portion 58 is formed being of substantially the same size and shape as the attachment tab 42 , or at least as large and substantially the same shape with which it is to be attached, although the attachment tab 42 and attachment tab receiving portion 58 to which it is attached may have any suitable desired size and shape depending upon the geometry and size of the semiconductor device, the die paddle, and the lead frame.
  • the second lead frame 48 can be made from any metallic material, non-metallic material, or any combinations thereof which exhibit desirable properties with respect to, for example, electrical conductivity, coefficient of thermal expansion, strength, and formability which are compatible with, although preferably a different or separate material from, the first lead frame 30 , but yet compatible therewith and with the semiconductor device 44 .
  • Attachment tab receiving portions 58 having apertures 58 ′ therein, preferably consist of co-planar, flat extensions of the second carriers 50 .
  • Alignment holes 34 and 52 can be formed in a variety of shapes and positions with the purpose of accommodating particular types of equipment used both to align and weld the first lead frame 30 to the second lead frame 48 , as further described below. Alignment holes 34 and 52 preferably consist of uniformly shaped, extruded sections of first and second carriers 32 and 50 .
  • FIGS. 7 a to 7 f illustrate a method of fabricating a semiconductor device according to the present invention.
  • the semiconductor device 44 is attached or bonded onto the die paddle 36 of the first lead frame 30 using a conventional single lead frame process and equipment.
  • the first lead frame will comprise a die paddle 36 of sufficient size and sufficient depth (in relation to the first carriers 32 ) to accommodate a preselected semiconductor chip of a particular length, height, and width.
  • the semiconductor device 44 can be bonded onto the die paddle 36 with, for example, silver paste, polyamide, or any other means of bonding known in the art.
  • An insulating film e.g., silicon tape or polyamide
  • An insulating film can be applied to the top or active surface of the semiconductor device 44 , excluding the electrodes or bond pads 46 , to electrically and physically insulate the semiconductor device 44 against damage resulting from direct contact with leads 54 during a subsequently described wire bonding process.
  • the first and second lead frames are aligned by superimposing a bottom surface of the second lead frame 48 onto a top surface of the first lead frame 30 and by aligning alignment holes 34 of first lead frame 30 with the corresponding alignment holes 52 of the second lead frame 48 .
  • the inner lead portions 54 a of the second lead frame 48 overlap the semiconductor device 44 .
  • the attachment tabs 42 of the first lead frame 30 are then attached or welded or bonded to the attachment tab receiving portions 58 of the second lead frame 48 .
  • any suitable adhering or welding processes known in the art such as spot welding, heat pressure welding, adhesive taping, polyamide bonding, etc. can be used.
  • FIG. 7 c A cross-sectional view of the assembled and interconnected dual lead frame structure is illustrated in FIG. 7 c.
  • the first carriers 32 of the first lead frame 30 are removed from the die paddle 36 , tie bars 38 , and attachment tabs 42 by severing or cutting the tie bar cut zones 40 (shown in FIG. 3 and FIG. 7 b ) of the first lead frame 30 using any suitable severing or cutting tool which can extend through apertures 58 ′ of attachment tab receiving portion 58 in the second lead frame 48 .
  • the first carriers 32 of the first lead frame 30 are discarded, leaving an intact second lead frame 48 including a die paddle 36 which is connected to the attachment tab receiving portion 58 of the second lead frame 48 by means of the tie bars 38 and attachment tabs 42 .
  • the present step in the method converts the double lead frame assembly of the prior “align and weld” step into a single lead frame assembly in order to facilitate the use of conventional single lead frame equipment in conducting the subsequent wire bonding step of the assembly process.
  • cross-sectional view of the assembled and interconnected single lead frame structure with attached die paddle 36 is illustrated in FIG. 7 e.
  • the bond pads 46 of the semiconductor device 44 and the inner lead portions 54 a of the leads 54 are then interconnected by any suitable means of wire bonding 60 (e.g., gold wire bonding).
  • FIG. 8 illustrates a cross-sectional view of a conventional mold, adapted for receiving a single lead frame, and the single lead frame assembly of FIG. 7 f .
  • the assembled and interconnected single lead frame structure including the second lead frame 48 , the die paddle 36 , the semiconductor device 44 , and the wire bonds 60 are set in a transfer mold 66 , which comprises an upper half 66 a and a lower half 66 b .
  • the mold 66 includes a mold space having a portion thereof running along the dam bars 56 (not shown in FIG. 8 ) and near the second carriers 50 of the second lead frame 48 , as illustrated by dotted line 62 in FIG. 7 f .
  • the mold space containing the portion of the assembly comprising the die paddle 36 , the semiconductor device 44 , the inner lead portions 54 a of the leads 54 , and the wire bonds 60 is then filled with a thermosetting polymer such as, for example, an epoxy resin.
  • a thermosetting polymer such as, for example, an epoxy resin.
  • the second carriers 50 and sections of the dam bars 56 located between leads 54 of the second lead frame 48 are removed, so as to separate the molded body and the outer lead portions 54 b and form a molded semiconductor device assembly. Such removal can be accomplished with a press or other known suitable means. Subsequent steps may include bending of the outer lead portions 54 b , metal plating, and any other desired conventional steps.
  • FIG. 9 illustrates a further embodiment of the present invention in which die paddles of differing thicknesses are employed to assist in dissipation of heat via heat conduction.
  • heat generated in operation of the semiconductor device is dissipated via heat conduction through leads to a circuit board and into portions of the molded package itself.
  • Heat dissipation can be improved by diffusing the generated heat in a direction away from the semiconductor device and toward one or more external surfaces of the package.
  • one method of improving heat dissipation is through the selection of die paddle materials having an optimum quality for heat conduction.
  • such limitations are avoided in the lead frame assembly of the present invention through the use of dissimilar materials in the manufacture of the first and second lead frames.
  • the embodiment illustrated in FIG. 9 also differs from the embodiment of FIG. 8 in that the inner lead portions 54 a of the leads 54 do not overlap or extend over the active surface of the semiconductor device 44 . It is understood that the inner lead portions 54 a of the leads 54 can be of varying lengths, so as to permit any desired overlap of the die paddle 36 , semiconductor device 44 , or neither, i.e., no overlap of the active surface of the semiconductor device at all (as demonstrated in the present examples).
  • FIG. 9 illustrates another embodiment of the present invention in which a die paddle 36 is used as a heat sink, the die paddle 36 having a thickness sufficient that the bottom surface thereof contacts, if desired, a portion of the mold die forming the mold space.
  • heat generated in a semiconductor device 44 is dissipated through the leads connected thereto, the thermosetting polymer forming the semiconductor die package, and the semiconductor die paddle.
  • the preferred heat sinks for use in the present invention comprise laminated metal sandwiches commonly referred to as copper-clad Invar and copper-clad molybdenum.
  • FIG. 10 illustrates a semiconductor device 144 having bond pads 146 placed in a linear arrangement on two opposing sides on the active surface of the semiconductor device 144 . It is understood that any semiconductor device having various arrangements of bond pads known in the art can be used. It will also be understood that the semiconductor device 144 is not limited with respect to length, width, thickness, or material composition.
  • the first lead frame 130 of a second embodiment of the present invention comprises first carriers 132 running along the two longitudinal sides of the first lead frame and further is provided with alignment holes 134 thereon.
  • a die paddle 136 is connected to first carriers 132 by means of tie bars 138 .
  • the die paddle 136 has sufficient length and width to easily accommodate semiconductor chips or dice of varying sizes and shapes.
  • Tie bar cut zones 140 and attachment tabs 142 are provided on tie bars 138 for use in assembling the semiconductor device as described hereinbelow.
  • Attachment tabs 142 consist of co-planar extensions emanating from the tie bars, each attachment tab 142 being substantially larger and/or wider than the tie bar 138 to which the attachment tab 142 is connected, although the attachment tab 142 may be any desired size and/or configuration suitable for use.
  • Tie bar cut zones 140 consist of preweakened, cutaway or recessed portions located between the attachment tabs 142 and the first carriers 132 on the tie bars 138 . As previously described hereinbefore, the tie bars 138 are bent downwardly, so as to position the die paddle 136 in a substantially horizontal arrangement with and at a lower level in relation to the first carriers 132 and first lead frame 130 .
  • first carriers 132 and alignment holes 134 permit the use of existing equipment used in single lead frame processes to accomplish the attachment of the semiconductor device 144 onto the die paddle 136 .
  • FIG. 12 illustrates a second lead frame 148 according to a second embodiment of the present invention.
  • the second lead frame 148 comprises second carriers 150 running along the two longitudinal sides of the second lead frame 148 , alignment holes 152 , a plurality of leads 154 consisting of an inner lead portion 154 a , which does not overlap the die paddle or the active surface of a semiconductor device, and an outer lead portion 154 b , dam bars 156 tying the leads 154 to each other and to second carriers 150 , and attachment tab receiving portions 158 having apertures 158 ′ therein.
  • Each attachment tab receiving portion 158 is formed being of substantially the same size and shape as the attachment tab 142 , or at least as large and substantially the same shape with which it is to be attached, although the attachment tab 142 and attachment tab receiving portion 158 to which it is attached may have any suitable desired size and shape, depending upon the geometry and size of the semiconductor device, the die paddle, and the lead frame.
  • the second lead frame 148 can be made from any metallic material, non-metallic material, or any combinations thereof, which exhibit desirable properties with respect to, for example, electrical conductivity, coefficient of thermal expansion, strength, and formability which are compatible with, although preferably a different or separate material from, the first lead frame 130 , but yet compatible therewith and with the semiconductor device 144 .
  • Attachment tab receiving portions 158 having apertures 158 ′ therein preferably consist of co-planar, flat extensions of the second carriers 150 .
  • Alignment holes 134 and 152 can be formed in a variety of shapes and positions with the purpose of accommodating particular types of equipment used both to align and weld the first lead frame 130 to the second lead frame 148 , as further described below. Alignment holes 134 and 152 preferably consist of uniformly shaped extruded sections of first and second carriers 132 and 150 .
  • FIG. 13 illustrates the assembled first lead frame 130 and second lead frame 148 according to the second embodiment of the present invention.
  • the semiconductor device 144 is attached or bonded onto the die paddle 136 of the first lead frame 130 using a conventional single lead frame process and equipment.
  • the first lead frame will comprise a die paddle 136 of sufficient size and sufficient depth (in relation to the first carriers 132 ) to accommodate a preselected semiconductor chip of a particular length, height, and width.
  • the semiconductor device 144 can be bonded onto the die paddle 136 with, for example, silver paste, polyamide, or any other means of bonding known in the art.
  • the first and second lead frames 130 , 148 are aligned by superimposing a bottom surface of the second lead frame 148 onto a top surface of the first lead frame 130 and by aligning alignment holes 134 of lead frame 130 with the corresponding alignment holes 152 of the second lead frame 148 .
  • the inner lead portions 154 a of the second lead frame 148 extend adjacent two of the edges of the semiconductor device 144 .
  • the attachment tabs 142 of the first lead frame 130 are then attached or welded or bonded to the attachment tab receiving portions 158 of the second lead frame 148 .
  • first carriers 132 of the first lead frame 130 are removed from the die paddle 136 , tie bars 138 , and attachment tabs 142 by severing or cutting the tie bar cut zones 140 using any suitable severing or cutting tool which can extend through apertures 158 ′ of attachment tab receiving portion 158 in the second lead frame 148 .
  • the first carriers 132 of the first lead frame 130 are discarded, leaving an intact second lead frame 148 including a die paddle 136 which is connected to the attachment tab receiving portion 158 of the second lead frame 148 by means of the tie bars 138 and attachment tabs 142 .
  • the present step in the method converts the double lead frame assembly of the prior “align and weld” step into a single lead frame assembly in order to facilitate the use of conventional single lead frame equipment in conducting the subsequent wire bonding step of the assembly process.
  • the inner lead portions 154 a are subsequently connected by wires 200 to the appropriate bond pads 146 on the active surface of the semiconductor device 144 .
  • the wires 200 may be bonded to the inner lead portions 154 a and bond pads 146 by any suitable means, such as wire bonding.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

A multi-part lead frame semiconductor device assembly is disclosed including a die bonded to a die paddle. A second lead frame including leads is superimposed and bonded onto the first lead frame. Also disclosed is a method for fabricating the multi-part lead frame semiconductor device assembly which utilizes equipment designed for single lead frame processing. If desired, the materials for the multi-part lead frame may be dissimilar.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of application Ser. No. 11/137,034, filed May 25, 2005, pending, which is a continuation of application Ser. No. 10/443,468, filed May 22, 2003, now U.S. Pat. No. 6,946,722, issued Sep. 20, 2005, which is a continuation of application Ser. No. 09/441,524, filed Nov. 16, 1999, now U.S. Pat. No. 6,570,244, issued May 27, 2003, which is a continuation of application Ser. No. 08/738,308, filed Oct. 25, 1996, now U.S. Pat. No. 6,072,228, issued Jun. 6, 2000.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a molded semiconductor device and a method for fabricating the same. More particularly, the present invention relates to a semiconductor device assembly utilizing a multi-part lead frame having dissimilar materials and the method for fabricating the same. The multi-part lead frame can be used for a wide variety of types of lead frames, such as modified conventional lead frames, leads-over-chip (LOC) lead frames, hybrid lead frames, etc.
  • 2. State of the Art
  • Conventional well known molded semiconductor devices are constructed by assembling and interconnecting a semiconductor device to a lead frame and molding the structure in plastic. In a “conventional” or “traditional” type of lead frame construction, a lead frame is made from a metal ribbon, with each lead frame including a paddle (also known as a die paddle, die-attach tab, or island) for attaching a semiconductor device thereto and a plurality of leads arranged such that the leads do not overlap the paddle on which the semiconductor device is to be mounted.
  • In order to overcome inherent limitations created by the size and bond pad arrangement of semiconductor device assemblies using conventional types of lead frames, leads-over-chip (LOC) semiconductor device assemblies have been employed. The LOC lead frame configuration for a semiconductor device replaces the conventional lead frame configuration with a lead frame configuration having no die paddle and having lead fingers or leads that extend over the active surface of the semiconductor device. The semiconductor device is supported by being adhesively secured to the lead fingers by means of a dielectric film disposed between the undersides of a portion of the lead fingers and the semiconductor device. Examples of assemblies implementing LOC lead frame technology are disclosed in U.S. Pat. Nos. 5,184,208; 5,252,853; 5,286,679; 5,304,842; and 5,461,255. In some instances, LOC lead frame assemblies employ additional quantities of adhesive to enhance physical support of the semiconductor device for handling.
  • Traditional lead frame semiconductor device assemblies have a semiconductor device attached to a die paddle of the lead frame. The die paddle having a semiconductor device attached thereto is located adjacent the inner ends of the lead fingers of the lead frame so that the inner ends of the lead fingers are in close lateral proximity to the bond pads located at the periphery of the active surface of the semiconductor device. Wire bonds are formed between the inner ends of the lead fingers and the bond pads on the periphery of the semiconductor device.
  • In contrast, LOC lead frame assemblies have lead fingers of the lead frame extending over the active surface of the semiconductor device and adhesively attached thereto. This permits physical support of the semiconductor device from the lead fingers themselves, permits more diverse placement of the bond pads on the active surface of the semiconductor device, and permits the use of the lead fingers for heat transfer from the semiconductor device. However, use of LOC lead frame assemblies in combination with plastic packaging of the LOC lead frame assembly has demonstrated some shortcomings of LOC technology and economics.
  • After wire bonding the semiconductor device to the lead fingers of the lead frame forming an assembly, the most common manner of forming a plastic package about a semiconductor device assembly is transfer molding. In the transfer molding of an LOC type lead frame and semiconductor device assembly, a semiconductor device, which is adhesively suspended by its active surface from the lead fingers of an LOC lead frame and has the bond pads of the semiconductor device and the inner ends of lead fingers of the lead frame connected by wire bonds, is placed in a mold cavity and molded in a thermosetting polymer to form a highly cross-linked matrix.
  • One of the technological shortcomings of the prior art LOC semiconductor device assemblies is that the adhesive tape used to bond to the lead fingers of the lead frame does not adequately lock the lead fingers in position. In some instances, the adhesive on the tape is not strong enough to lock the lead fingers in position for wire bonding, as the lead fingers may pull away from the tape before wire bonding. Alternately, the lead fingers may pull away from the tape after wire bonding of the semiconductor device but before molding of the semiconductor device and LOC lead frame, thereby either causing shorts between adjacent wire bonds or the wire bonds to pull loose from either the bond pads of the semiconductor device or the lead fingers of the lead frame. With respect to economic considerations, a cost reduction can be realized by replacing the more expensive adhesives and tapes used in the LOC lead frame and semiconductor device assembly with a lower cost lead frame having characteristics of both a conventional type lead frame configuration and an LOC type lead frame configuration.
  • An alternative type lead frame to an LOC lead frame and semiconductor device assembly is disclosed in U.S. Pat. No. 4,984,059 to Kubota et al. In this alternative type lead frame and semiconductor device assembly, two metal lead frames are used. A die paddle, onto which a semiconductor device is subsequently attached, is formed between the longitudinal sides of a first lead frame. A second lead frame is formed having lead fingers extending between the longitudinal sides thereof. An assembly is formed by welding the first lead frame having a semiconductor device attached to the die paddle to the second lead frame having the lead fingers thereof extending over the active surface of the semiconductor device. The welding is accomplished by welding cradles running along the two longitudinal sides of each lead frame. Alignment of the two lead frames is accomplished by matching alignment holes found on the cradles with alignment holes in the longitudinal sides of each lead frame. The double lead frame assembly thus eliminates the need for tapes or adhesives as a means to support the die from the lead fingers themselves, as the semiconductor device is supported by the die paddle of the first lead frame. In an alternative arrangement, the '059 patent discloses a semiconductor device that is attached to a die paddle having arms extending therefrom with the arms of the die paddle being attached to receiving portions of a lead frame having a plurality of leads formed therewith. However, use of either double lead frame assemblies or separately formed die paddles subsequently attached to receiving portions of a lead frame in combination with a molded packaging lead frame assembly so formed has demonstrated shortcomings in terms of technology and economics.
  • One such shortcoming involves the manufacturing area. In the molding process, the double lead frame process requires molds specifically adapted for receiving two lead frames. Thus, in order to practice the double lead frame process, existing “single lead frame” equipment must be replaced.
  • Another shortcoming affects the design and reliability of the packaged semiconductor device. The double lead frame assemblies disclosed in the prior art are limited to use of metal ribbons of the same material to form both lead frame structures.
  • A shortcoming of the separately formed die paddle subsequently attached to receiving portions of a lead frame is that the separately formed die paddle is difficult to handle and to accurately attach to the lead frame, thereby creating wire bonding problems between the leads of the lead frame and the bond pads of the semiconductor device.
  • However, designing double lead frame assemblies that utilize different metallic and/or non-metallic materials to fabricate the two lead frames allows packaging and operational advantages. Materials can be selected which closely match either the mold compound properties, the semiconductor device properties, or both, in order to capitalize on a desired effect or characteristic (e.g., fabricating a die paddle with A-42 type alloy material to deal with thermal expansion and fabricating the lead frame with copper material to increase speed of transmission). Additionally, packaging advantages can be realized by using materials of different thicknesses to obtain desired effects such as conservation of space to form smaller packages or increased heat dissipation from the package. Furthermore, desirable characteristics of different types of lead frames may be combined into double lead frame assemblies, particularly where the semiconductor device is accurately located with respect to the lead frame.
  • From the foregoing, the prior art has neither provided a multilayer molded semiconductor device package that is fabricated through conventional single lead frame assembly and molding processes, nor has it provided for use of dissimilar lead frame materials to fabricate a multilayer molded plastic semiconductor device package.
    • BRIEF SUMMARY OF THE INVENTION
  • The present invention provides a multi-part lead frame and semiconductor device assembly which includes a die paddle, the multi-part lead frame being separately formed and assembled from dissimilar or separate materials, if desired. The use of separate or different materials for the lead fingers of the lead frame and die paddle provides packaging and operational advantages through the availability of a variety of materials which can be selected to closely match the mold compound and semiconductor device properties. Another advantage of the present invention is to provide a semiconductor device assembly fabricated from less expensive materials than those currently being used.
  • These and other advantages of the present invention are accomplished by a semiconductor device or die assembly that includes a semiconductor device having an active surface having, in turn, a plurality of bond pads formed thereon and a lead frame assembly including a first lead frame and a second lead frame. The first lead frame includes a die paddle onto which the semiconductor device is attached, first carriers and tie bars connecting the die paddle to the carriers of the lead frame. The first carriers are usually vertically spaced from the die paddle such that the die paddle is located in a horizontal plane below the first carriers so that when the semiconductor device or die is mounted on the die paddle, the active surface of the semiconductor die is located in substantially the same horizontal plane as the first carriers. The second lead frame of the lead frame assembly includes a plurality of lead fingers extending inwardly from second carriers having second alignment holes therein, each lead finger of the plurality of lead fingers including an inner lead portion and an outer lead portion secured to a carrier. The inner lead portion of each lead finger is located in a predetermined location with respect to the bonds pads on the active surface of a semiconductor device attached to the die paddle of the first lead frame after portions of the first and second lead frames have been joined. The inner lead portion of each lead finger is also horizontally spaced at a predetermined location from the bond pads located on the active surface of the semiconductor device attached to the die paddle of the first lead frame after portions of the first and second lead frames have been joined. Wire bonds interconnect the inner lead portion of each lead finger and the bond pads of the semiconductor device or die. The second lead frame further includes tab receiving portions for securing or attaching portions of tie bars of the first lead frame to the second lead frame.
  • The present invention further includes a method of fabricating a semiconductor device. In accordance with the method of the present invention, a semiconductor device having an active surface having, in turn, bond pads formed thereon is used. Also used in the method of the present invention is a first lead frame including a die paddle, first carriers having alignment holes therein, and tie bars having cut zones and tabs therein. The tie bar interconnects the die paddle and first carriers. The semiconductor device is attached to the die paddle. Next, a second lead frame having second carriers and a plurality of lead fingers is used in the method of the present invention. The second carriers of the second lead frame include tab receiving portions affixed thereto and second alignment members. The first and second lead frames are aligned by aligning the plurality of first alignment members and second alignment members together. The first and second lead frames are then joined by securing the tabs of the first lead frame to the tab receiving portions of the second lead frame. The tie bars are then cut at a point between the tabs and the first carriers and the first carriers are discarded. Finally, the inner lead ends of the lead fingers and the bond pads of the semiconductor device are interconnected with wire bonds.
  • The semiconductor device assembly of the present invention permits the use of “single lead frame” equipment through all existing manufacturing steps instead of replacing existing equipment for a so called “double lead frame” process.
  • The semiconductor device assembly may be molded into the desired package using conventional apparatus and methods.
  • Securing of the first and second lead frames (or portions thereof) may be accomplished by welding, adhesive bonding, or any other suitable method of bonding.
  • The lead frame configuration of the present invention may be a conventional type, an LOC type, a hybrid type, etc.
    • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
  • FIG. 1 a is a plan view of a prior art assembly of a semiconductor device before molding;
  • FIG. 1 b is a sectional view along lines IB-IB in FIG. 1 a;
  • FIG. 1 c is a plan view of a prior art assembly semiconductor device before molding;
  • FIG. 2 is a cross-sectional view of a mold used in encapsulating a prior art assembly;
  • FIG. 3 is a plan view of a first lead frame and die paddle;
  • FIG. 4 is a sectional view of the first lead frame and die paddle of FIG. 3;
  • FIG. 5 is a plan view of a semiconductor device;
  • FIG. 6 is a plan view of a second lead frame;
  • FIGS. 7 a to 7 f are diagrams for explaining a manufacturing process of a semiconductor device according to a first embodiment of the present invention;
  • FIG. 8 is a cross-sectional view of a mold including the assembly according to a first embodiment of the present invention;
  • FIG. 9 is a cross-sectional view of a further semiconductor device according to the present invention;
  • FIG. 10 is a plan view of another semiconductor device;
  • FIG. 11 is a plan view of a second embodiment of the first lead frame of the present invention;
  • FIG. 12 is a plan view of a second embodiment of the second lead frame of the present invention; and
  • FIG. 13 is a plan view of the semiconductor device assembled with the first and second lead frames of the second embodiment of the present invention.
    • DETAILED DESCRIPTION OF THE INVENTION
  • For a better understanding of the present invention, the prior art is described with reference to drawing FIGS. 1 a, 1 b, 1 c and 2. FIGS. 1 a, 1 b, and 1 c illustrate a prior art device in which two metal lead frames are used for fabricating a semiconductor device. FIGS. 1 a and 1 b (taken along line IB-IB of FIG. 1 a) illustrate a die paddle 4 that is formed as part of a first lead frame 2 and that is tied to carriers 6 with tie bars 8. The first lead frame 2 comprises carriers 6 running along two longitudinal sides of the first lead frame itself and is provided with alignment holes 10. The carriers 6 are bent to differentiate the levels of the die paddle 4 in relation to the ends of the carriers 6.
  • FIG. 1 c illustrates a second lead frame 12 comprising carriers 16 running along two longitudinal sides of the second lead frame itself. The second lead frame 12 is provided with alignment holes 14, a plurality of leads 18 consisting of an inner lead portion 18 a and an outer lead portion 18 b, and dam bars 20 tying the leads 18 to each other and to the carriers 16.
  • In the fabrication of a semiconductor device, referring to drawing FIGS. 1 a, 1 b, 1 c, and 2 (which illustrates a mold used in the double lead frame assembly process), a semiconductor die 22 is bonded onto the die paddle 4. An insulating film 24 may be bonded onto the top surface of the die paddle 4 to insulate the semiconductor die 22. The inner lead portions 18 a of second lead frame 12 are connected to an active surface of semiconductor die 22 by means of wire bonding 28. First lead frame 2 is then fixed to second lead frame 12 by welding a portion of the carrier 6 of first lead frame 2 to a portion of the carrier 16 of second lead frame 12. This particular assembly requires a particular mold adopted for receiving two lead frames, as illustrated in FIG. 2. As can be seen from FIG. 2, a mold 26 comprising an upper half 26 a and a lower half 26 b holds carriers 6 and 16 of lead frames 2 and 12, respectively.
  • An alternative embodiment of the prior art device shown in drawing FIGS. 1 a, 1 b, 1 c, and 2 comprises the same assembly steps described before, except that die paddle 4 is not formed as part of a first lead frame 2. Instead, die paddle 4 and tie bars 8 are welded directly onto a tie-receiving portion formed on the second lead frame 12. Due to the exclusion of the carrier 6 and alignment holes 10 of first lead frame 2, this alternative embodiment requires specialized equipment to locate, align and weld the tie bars 8 to the tie-receiving portion of the alternative second lead frame 12.
  • In contrast to the prior art, FIGS. 3 and 4 illustrate a first embodiment of a first lead frame 30 according to the present invention. The first lead frame 30 is made from any metallic material, non-metallic material, or any combinations thereof, which exhibit desirable properties with respect to, for example, thermal conductivity, coefficient of thermal expansion, heat dissipation, strength, and formability. Well known examples of such materials (used alone or in combination) include alloy 42, copper, aluminum, silver, ceramic compounds, organic and inorganic silicone based compounds, plastic compounds, and glass-epoxy based organic materials, reinforced organic materials, etc.
  • Referring to FIG. 3, the first lead frame 30 comprises first carriers 32 running along the two longitudinal sides of the first lead frame and further is provided with alignment holes 34 thereon. A die paddle 36 is connected to first carriers 32 by means of tie bars 38. The die paddle 36 has sufficient length and width to easily accommodate semiconductor chips or dice of varying sizes and shapes. Tie bar cut zones 40 and attachment tabs 42 are provided on tie bars 38 for use in assembling the semiconductor device, as more fully set forth below (see FIGS. 7 a to 7 f). Attachment tabs 42 consist of co-planar extensions emanating from the tie bars, each attachment tab 42 being substantially larger and/or wider than the tie bar 38 to which the attachment tab 42 is connected, although the attachment tab 42 may be any desired size and/or configuration suitable for use. Tie bar cut zones 40 consist of preweakened, cutaway or recessed portions located between the attachment tabs 42 and the first carriers 32 on the tie bars 38. As can be seen from FIG. 4, the tie bars 38 are bent downwardly, so as to position the die paddle 36 in a substantially horizontal arrangement with and at a lower level in relation to the first carriers 32 and first lead frame 30. Because the degree of pitch in the bend, as well as the length and width of the tie bars 38, is dependent on the height of the semiconductor chip or die to be placed on the die paddle 36, the tie bars 38 will correspondingly vary with regard to shape and angle of bend in order to accommodate a wide variety of semiconductor device shapes and sizes. Inclusion of first carriers 32 and alignment holes 34 permit the use of existing equipment used in single lead frame processes to accomplish the attachment of the semiconductor device 44 (FIG. 5) onto the die paddle 36.
  • FIG. 5 illustrates a semiconductor device 44 having bond pads 46 placed in a linear arrangement on an active surface of the semiconductor device 44. It is understood that any semiconductor device having various arrangements of bond pads known in the art can be used. It will also be understood that the semiconductor device 44 is not limited with respect to length, width, thickness, or material composition.
  • FIG. 6 illustrates a second lead frame 48 according to the present invention. The second lead frame 48 comprises second carriers 50 running along the two longitudinal sides of the second lead frame 48, alignment holes 52, a plurality of leads 54 consisting of an inner lead portion 54 a and an outer lead portion 54 b, dam bars 56 tying the leads 54 to each other and to second carriers 50, and attachment tab receiving portions 58 having apertures 58′ therein. Each attachment tab receiving portion 58 is formed being of substantially the same size and shape as the attachment tab 42, or at least as large and substantially the same shape with which it is to be attached, although the attachment tab 42 and attachment tab receiving portion 58 to which it is attached may have any suitable desired size and shape depending upon the geometry and size of the semiconductor device, the die paddle, and the lead frame. The second lead frame 48 can be made from any metallic material, non-metallic material, or any combinations thereof which exhibit desirable properties with respect to, for example, electrical conductivity, coefficient of thermal expansion, strength, and formability which are compatible with, although preferably a different or separate material from, the first lead frame 30, but yet compatible therewith and with the semiconductor device 44. Well known examples of such materials (used alone or in combination) include, but are not limited to, alloy 42, copper, aluminum, and silver. Attachment tab receiving portions 58, having apertures 58′ therein, preferably consist of co-planar, flat extensions of the second carriers 50.
  • Alignment holes 34 and 52 can be formed in a variety of shapes and positions with the purpose of accommodating particular types of equipment used both to align and weld the first lead frame 30 to the second lead frame 48, as further described below. Alignment holes 34 and 52 preferably consist of uniformly shaped, extruded sections of first and second carriers 32 and 50.
  • FIGS. 7 a to 7 f illustrate a method of fabricating a semiconductor device according to the present invention. Referring to FIG. 7 a, the semiconductor device 44 is attached or bonded onto the die paddle 36 of the first lead frame 30 using a conventional single lead frame process and equipment. As previously described, the first lead frame will comprise a die paddle 36 of sufficient size and sufficient depth (in relation to the first carriers 32) to accommodate a preselected semiconductor chip of a particular length, height, and width. The semiconductor device 44 can be bonded onto the die paddle 36 with, for example, silver paste, polyamide, or any other means of bonding known in the art. An insulating film (e.g., silicon tape or polyamide) can be applied to the top or active surface of the semiconductor device 44, excluding the electrodes or bond pads 46, to electrically and physically insulate the semiconductor device 44 against damage resulting from direct contact with leads 54 during a subsequently described wire bonding process. Referring to FIGS. 7 b and 7 c, once the semiconductor device 44 has been bonded to the die paddle 36, the first and second lead frames are aligned by superimposing a bottom surface of the second lead frame 48 onto a top surface of the first lead frame 30 and by aligning alignment holes 34 of first lead frame 30 with the corresponding alignment holes 52 of the second lead frame 48. In the resulting alignment, the inner lead portions 54 a of the second lead frame 48 overlap the semiconductor device 44. The attachment tabs 42 of the first lead frame 30 are then attached or welded or bonded to the attachment tab receiving portions 58 of the second lead frame 48. It is understood that any suitable adhering or welding processes known in the art, such as spot welding, heat pressure welding, adhesive taping, polyamide bonding, etc. can be used. A cross-sectional view of the assembled and interconnected dual lead frame structure is illustrated in FIG. 7 c.
  • Referring to FIGS. 7 d and 7 e, once the alignment and adhering steps are completed, the first carriers 32 of the first lead frame 30 are removed from the die paddle 36, tie bars 38, and attachment tabs 42 by severing or cutting the tie bar cut zones 40 (shown in FIG. 3 and FIG. 7 b) of the first lead frame 30 using any suitable severing or cutting tool which can extend through apertures 58′ of attachment tab receiving portion 58 in the second lead frame 48. The first carriers 32 of the first lead frame 30 are discarded, leaving an intact second lead frame 48 including a die paddle 36 which is connected to the attachment tab receiving portion 58 of the second lead frame 48 by means of the tie bars 38 and attachment tabs 42. Thus, the present step in the method converts the double lead frame assembly of the prior “align and weld” step into a single lead frame assembly in order to facilitate the use of conventional single lead frame equipment in conducting the subsequent wire bonding step of the assembly process. cross-sectional view of the assembled and interconnected single lead frame structure with attached die paddle 36 is illustrated in FIG. 7 e.
  • As illustrated in FIG. 7 f, the bond pads 46 of the semiconductor device 44 and the inner lead portions 54 a of the leads 54 are then interconnected by any suitable means of wire bonding 60 (e.g., gold wire bonding).
  • FIG. 8 illustrates a cross-sectional view of a conventional mold, adapted for receiving a single lead frame, and the single lead frame assembly of FIG. 7 f. Upon completion of the wire bonding stage, the assembled and interconnected single lead frame structure including the second lead frame 48, the die paddle 36, the semiconductor device 44, and the wire bonds 60 are set in a transfer mold 66, which comprises an upper half 66 a and a lower half 66 b. The mold 66 includes a mold space having a portion thereof running along the dam bars 56 (not shown in FIG. 8) and near the second carriers 50 of the second lead frame 48, as illustrated by dotted line 62 in FIG. 7 f. Thus, the mold space containing the portion of the assembly comprising the die paddle 36, the semiconductor device 44, the inner lead portions 54 a of the leads 54, and the wire bonds 60, is then filled with a thermosetting polymer such as, for example, an epoxy resin. Upon completion of the molding process, the second carriers 50 and sections of the dam bars 56 located between leads 54 of the second lead frame 48 are removed, so as to separate the molded body and the outer lead portions 54 b and form a molded semiconductor device assembly. Such removal can be accomplished with a press or other known suitable means. Subsequent steps may include bending of the outer lead portions 54 b, metal plating, and any other desired conventional steps.
  • FIG. 9 illustrates a further embodiment of the present invention in which die paddles of differing thicknesses are employed to assist in dissipation of heat via heat conduction. Usually, heat generated in operation of the semiconductor device is dissipated via heat conduction through leads to a circuit board and into portions of the molded package itself. Heat dissipation can be improved by diffusing the generated heat in a direction away from the semiconductor device and toward one or more external surfaces of the package. As previously discussed, one method of improving heat dissipation is through the selection of die paddle materials having an optimum quality for heat conduction. However, such limitations are avoided in the lead frame assembly of the present invention through the use of dissimilar materials in the manufacture of the first and second lead frames.
  • The embodiment illustrated in FIG. 9 also differs from the embodiment of FIG. 8 in that the inner lead portions 54 a of the leads 54 do not overlap or extend over the active surface of the semiconductor device 44. It is understood that the inner lead portions 54 a of the leads 54 can be of varying lengths, so as to permit any desired overlap of the die paddle 36, semiconductor device 44, or neither, i.e., no overlap of the active surface of the semiconductor device at all (as demonstrated in the present examples).
  • As previously stated, FIG. 9 illustrates another embodiment of the present invention in which a die paddle 36 is used as a heat sink, the die paddle 36 having a thickness sufficient that the bottom surface thereof contacts, if desired, a portion of the mold die forming the mold space. In operation, heat generated in a semiconductor device 44 is dissipated through the leads connected thereto, the thermosetting polymer forming the semiconductor die package, and the semiconductor die paddle.
  • The preferred heat sinks for use in the present invention comprise laminated metal sandwiches commonly referred to as copper-clad Invar and copper-clad molybdenum.
  • FIG. 10 illustrates a semiconductor device 144 having bond pads 146 placed in a linear arrangement on two opposing sides on the active surface of the semiconductor device 144. It is understood that any semiconductor device having various arrangements of bond pads known in the art can be used. It will also be understood that the semiconductor device 144 is not limited with respect to length, width, thickness, or material composition.
  • Referring to FIG. 11, the first lead frame 130 of a second embodiment of the present invention comprises first carriers 132 running along the two longitudinal sides of the first lead frame and further is provided with alignment holes 134 thereon. A die paddle 136 is connected to first carriers 132 by means of tie bars 138. The die paddle 136 has sufficient length and width to easily accommodate semiconductor chips or dice of varying sizes and shapes. Tie bar cut zones 140 and attachment tabs 142 are provided on tie bars 138 for use in assembling the semiconductor device as described hereinbelow. Attachment tabs 142 consist of co-planar extensions emanating from the tie bars, each attachment tab 142 being substantially larger and/or wider than the tie bar 138 to which the attachment tab 142 is connected, although the attachment tab 142 may be any desired size and/or configuration suitable for use. Tie bar cut zones 140 consist of preweakened, cutaway or recessed portions located between the attachment tabs 142 and the first carriers 132 on the tie bars 138. As previously described hereinbefore, the tie bars 138 are bent downwardly, so as to position the die paddle 136 in a substantially horizontal arrangement with and at a lower level in relation to the first carriers 132 and first lead frame 130. Because the degree of pitch in the bend, as well as the length and width of the tie bars 138, are dependent on the height of the semiconductor chip or die to be placed on the die paddle 136, the tie bars 138 will correspondingly vary with regard to shape and angle of bend in order to accommodate a wide variety of semiconductor device shapes and sizes. Inclusion of first carriers 132 and alignment holes 134 permit the use of existing equipment used in single lead frame processes to accomplish the attachment of the semiconductor device 144 onto the die paddle 136.
  • FIG. 12 illustrates a second lead frame 148 according to a second embodiment of the present invention. The second lead frame 148 comprises second carriers 150 running along the two longitudinal sides of the second lead frame 148, alignment holes 152, a plurality of leads 154 consisting of an inner lead portion 154 a, which does not overlap the die paddle or the active surface of a semiconductor device, and an outer lead portion 154 b, dam bars 156 tying the leads 154 to each other and to second carriers 150, and attachment tab receiving portions 158 having apertures 158′ therein. Each attachment tab receiving portion 158 is formed being of substantially the same size and shape as the attachment tab 142, or at least as large and substantially the same shape with which it is to be attached, although the attachment tab 142 and attachment tab receiving portion 158 to which it is attached may have any suitable desired size and shape, depending upon the geometry and size of the semiconductor device, the die paddle, and the lead frame. The second lead frame 148 can be made from any metallic material, non-metallic material, or any combinations thereof, which exhibit desirable properties with respect to, for example, electrical conductivity, coefficient of thermal expansion, strength, and formability which are compatible with, although preferably a different or separate material from, the first lead frame 130, but yet compatible therewith and with the semiconductor device 144. Well known examples of such materials (used alone or in combination) include, but are not limited to, alloy 42, copper, aluminum, and silver. Attachment tab receiving portions 158 having apertures 158′ therein preferably consist of co-planar, flat extensions of the second carriers 150.
  • Alignment holes 134 and 152 can be formed in a variety of shapes and positions with the purpose of accommodating particular types of equipment used both to align and weld the first lead frame 130 to the second lead frame 148, as further described below. Alignment holes 134 and 152 preferably consist of uniformly shaped extruded sections of first and second carriers 132 and 150.
  • FIG. 13 illustrates the assembled first lead frame 130 and second lead frame 148 according to the second embodiment of the present invention. The semiconductor device 144 is attached or bonded onto the die paddle 136 of the first lead frame 130 using a conventional single lead frame process and equipment. As previously described, the first lead frame will comprise a die paddle 136 of sufficient size and sufficient depth (in relation to the first carriers 132) to accommodate a preselected semiconductor chip of a particular length, height, and width. The semiconductor device 144 can be bonded onto the die paddle 136 with, for example, silver paste, polyamide, or any other means of bonding known in the art. Once the semiconductor device 144 has been bonded to the die paddle 136, the first and second lead frames 130, 148 are aligned by superimposing a bottom surface of the second lead frame 148 onto a top surface of the first lead frame 130 and by aligning alignment holes 134 of lead frame 130 with the corresponding alignment holes 152 of the second lead frame 148. In the resulting alignment, the inner lead portions 154 a of the second lead frame 148 extend adjacent two of the edges of the semiconductor device 144. The attachment tabs 142 of the first lead frame 130 are then attached or welded or bonded to the attachment tab receiving portions 158 of the second lead frame 148. It is understood that any suitable adhering or welding processes known in the art, such as spot welding, heat pressure welding, adhesive taping, polyamide bonding, etc. can be used. Once the alignment and adhering steps are completed, the first carriers 132 of the first lead frame 130 are removed from the die paddle 136, tie bars 138, and attachment tabs 142 by severing or cutting the tie bar cut zones 140 using any suitable severing or cutting tool which can extend through apertures 158′ of attachment tab receiving portion 158 in the second lead frame 148. The first carriers 132 of the first lead frame 130 are discarded, leaving an intact second lead frame 148 including a die paddle 136 which is connected to the attachment tab receiving portion 158 of the second lead frame 148 by means of the tie bars 138 and attachment tabs 142. Thus, the present step in the method converts the double lead frame assembly of the prior “align and weld” step into a single lead frame assembly in order to facilitate the use of conventional single lead frame equipment in conducting the subsequent wire bonding step of the assembly process. Next, the inner lead portions 154 a are subsequently connected by wires 200 to the appropriate bond pads 146 on the active surface of the semiconductor device 144. The wires 200 may be bonded to the inner lead portions 154 a and bond pads 146 by any suitable means, such as wire bonding.
  • It will be understood that changes, additions, deletions, and modifications as described hereinbefore may be made to the present invention which fall within the scope thereof.

Claims (20)

1. A multi-part, multi-level lead frame used in conjunction with a semiconductor device assembly, the lead frame comprising:
an independently formed die paddle used in conjunction with a semiconductor device; and
an independently formed lead frame having portions attached to the independently formed die paddle, the independently formed lead frame including at least two carriers and a plurality of leads, each lead of the plurality of leads having a length terminating adjacent the semiconductor device used in conjunction with the independently formed die paddle, an electrical conductivity of the lead frame being different than an electrical conductivity of the die paddle.
2. The multi-part, multi-level lead frame of claim 1, wherein a heat conductivity of the die paddle is different than a heat conductivity of the lead frame.
3. The multi-part, multi-level lead frame of claim 1, wherein the die paddle is formed of material selected from the group comprising alloy 42, copper alloy, aluminum alloy, silver alloy, copper-clad Invar, copper-clad molybdenum, ceramic compounds, plastic compounds, glass epoxy-based compounds, and reinforced organic compounds.
4. The multi-part, multi-level lead frame of claim 1, wherein the lead frame is formed of material selected from the group comprising alloy 42, copper alloy, aluminum alloy, and silver alloy.
5. A semiconductor device assembly comprising:
a semiconductor device including an active surface having at least one bond pad formed thereon;
a die paddle having the semiconductor device attached thereto, the die paddle substantially formed of a first material, the die paddle formed on a first level;
a lead frame including at least two carriers and a plurality of leads, each carrier of the at least two carriers having an attachment tab-receiving portion, the lead frame substantially formed of a second material different than the first material of the die paddle, wherein at least one lead of the plurality of leads extends over a semiconductor device attached to the die paddle, does not extend over a semiconductor device attached to the die paddle, overlaps the die paddle, or terminates adjacent the die paddle, the lead frame formed on a second level; and
at least one interconnection between at least one lead of the plurality of leads of the lead frame and the at least one bond pad of the semiconductor device.
6. The semiconductor device assembly according to claim 5, wherein a heat conductivity of the first material of the die paddle is different than that of the second material of the lead frame.
7. The semiconductor device assembly according to claim 5, wherein an electrical conductivity of the second material of the lead frame is different than that of the first material of the die paddle.
8. The semiconductor device assembly according to claim 5, wherein an electrical conductivity of the second material of the lead frame is greater than an electrical conductivity of the die paddle.
9. The semiconductor device assembly according to claim 5, further including an insulating film, the insulating film covering a portion of the active surface of the semiconductor device.
10. The semiconductor device assembly according to claim 5, wherein the first material of the die paddle is selected from the group comprising alloy 42, copper alloy, aluminum alloy, silver alloy, copper-clad Invar, copper-clad molybdenum, ceramic compounds, plastic compounds, glass epoxy-based compounds, and reinforced organic compounds.
11. The semiconductor device assembly according to claim 5, wherein the second material of the lead frame is selected from the group comprising alloy 42, copper alloy, aluminum alloy, and silver alloy.
12. The semiconductor device assembly according to claim 5, wherein the at least one interconnection includes a wire bond.
13. In combination, a two part mold for molding a semiconductor device assembly having single piece lead frame therein and a semiconductor device assembly, the combination including:
a semiconductor device including an active surface having at least one bond pad formed thereon;
a die paddle having the semiconductor device attached thereto, the die paddle substantially formed of a first material, the die paddle formed on a first level;
a lead frame including at least two carriers and a plurality of leads, each carrier of the at least two carriers having an attachment tab-receiving portion, the lead frame substantially formed of a second material different than the first material of the die paddle, wherein at least one lead of the plurality of leads extends over a semiconductor device attached to the die paddle, does not extend over a semiconductor device attached to the die paddle, overlaps the die paddle, or terminates adjacent the die paddle, the lead frame formed on a second level; and
at least one interconnection between at least one lead of the plurality of leads of the lead frame and the at least one bond pad of the semiconductor device.
14. The combination according to claim 13, wherein a heat conductivity of the first material of the die paddle is different than that of the second material of the lead frame.
15. The combination according to claim 13, wherein an electrical conductivity of the second material of the lead frame is different than that of the first material of the die paddle.
16. The combination according to claim 13, wherein an electrical conductivity of the second material of the lead frame is greater than an electrical conductivity of the die paddle.
17. The combination according to claim 13, further including an insulating film, the insulating film covering a portion of the active surface of the semiconductor device.
18. The combination according to claim 13, wherein the first material of the die paddle is selected from the group comprising alloy 42, copper alloy, aluminum alloy, silver alloy, copper-clad Invar, copper-clad molybdenum, ceramic compounds, plastic compounds, glass epoxy-based compounds, and reinforced organic compounds.
19. The combination according to claim 13, wherein the second material of the lead frame is selected from the group comprising alloy 42, copper alloy, aluminum alloy, and silver alloy.
20. The combination according to claim 13, wherein the at least one interconnection includes a wire bond.
US11/351,165 1996-10-25 2006-02-09 Multi-part lead frame with dissimilar materials Abandoned US20060125065A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US11/351,165 US20060125065A1 (en) 1996-10-25 2006-02-09 Multi-part lead frame with dissimilar materials
US11/595,068 US20070057353A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials
US11/595,361 US20070057354A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US08/738,308 US6072228A (en) 1996-10-25 1996-10-25 Multi-part lead frame with dissimilar materials and method of manufacturing
US09/441,524 US6570244B1 (en) 1996-10-25 1999-11-16 Multi-part lead frame with dissimilar materials
US10/443,468 US6946722B2 (en) 1996-10-25 2003-05-22 Multi-part lead frame with dissimilar materials
US11/137,034 US7321160B2 (en) 1996-10-25 2005-05-25 Multi-part lead frame
US11/351,165 US20060125065A1 (en) 1996-10-25 2006-02-09 Multi-part lead frame with dissimilar materials

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/137,034 Division US7321160B2 (en) 1996-10-25 2005-05-25 Multi-part lead frame

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US11/595,068 Division US20070057353A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials
US11/595,361 Division US20070057354A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials

Publications (1)

Publication Number Publication Date
US20060125065A1 true US20060125065A1 (en) 2006-06-15

Family

ID=24967457

Family Applications (12)

Application Number Title Priority Date Filing Date
US08/738,308 Expired - Lifetime US6072228A (en) 1996-10-25 1996-10-25 Multi-part lead frame with dissimilar materials and method of manufacturing
US09/339,284 Expired - Lifetime US6140154A (en) 1996-10-25 1999-06-23 Multi-part lead frame with dissimilar materials and method of manufacturing
US09/441,524 Expired - Lifetime US6570244B1 (en) 1996-10-25 1999-11-16 Multi-part lead frame with dissimilar materials
US09/699,538 Expired - Fee Related US6362022B1 (en) 1996-10-25 2000-10-30 Multi-part lead frame with dissimilar materials and method of manufacturing
US10/076,849 Expired - Fee Related US6902952B2 (en) 1996-10-25 2002-02-14 Multi-part lead frame with dissimilar materials and method of manufacturing
US10/443,468 Expired - Fee Related US6946722B2 (en) 1996-10-25 2003-05-22 Multi-part lead frame with dissimilar materials
US11/055,859 Abandoned US20050146002A1 (en) 1996-10-25 2005-02-10 Multi-part lead frame with dissimilar materials
US11/137,034 Expired - Fee Related US7321160B2 (en) 1996-10-25 2005-05-25 Multi-part lead frame
US11/351,165 Abandoned US20060125065A1 (en) 1996-10-25 2006-02-09 Multi-part lead frame with dissimilar materials
US11/516,425 Abandoned US20070001274A1 (en) 1996-10-25 2006-09-05 Multi-part lead frame with dissimilar materials
US11/595,361 Abandoned US20070057354A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials
US11/595,068 Abandoned US20070057353A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials

Family Applications Before (8)

Application Number Title Priority Date Filing Date
US08/738,308 Expired - Lifetime US6072228A (en) 1996-10-25 1996-10-25 Multi-part lead frame with dissimilar materials and method of manufacturing
US09/339,284 Expired - Lifetime US6140154A (en) 1996-10-25 1999-06-23 Multi-part lead frame with dissimilar materials and method of manufacturing
US09/441,524 Expired - Lifetime US6570244B1 (en) 1996-10-25 1999-11-16 Multi-part lead frame with dissimilar materials
US09/699,538 Expired - Fee Related US6362022B1 (en) 1996-10-25 2000-10-30 Multi-part lead frame with dissimilar materials and method of manufacturing
US10/076,849 Expired - Fee Related US6902952B2 (en) 1996-10-25 2002-02-14 Multi-part lead frame with dissimilar materials and method of manufacturing
US10/443,468 Expired - Fee Related US6946722B2 (en) 1996-10-25 2003-05-22 Multi-part lead frame with dissimilar materials
US11/055,859 Abandoned US20050146002A1 (en) 1996-10-25 2005-02-10 Multi-part lead frame with dissimilar materials
US11/137,034 Expired - Fee Related US7321160B2 (en) 1996-10-25 2005-05-25 Multi-part lead frame

Family Applications After (3)

Application Number Title Priority Date Filing Date
US11/516,425 Abandoned US20070001274A1 (en) 1996-10-25 2006-09-05 Multi-part lead frame with dissimilar materials
US11/595,361 Abandoned US20070057354A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials
US11/595,068 Abandoned US20070057353A1 (en) 1996-10-25 2006-11-09 Multi-part lead frame with dissimilar materials

Country Status (1)

Country Link
US (12) US6072228A (en)

Families Citing this family (138)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6072228A (en) * 1996-10-25 2000-06-06 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
US6054764A (en) * 1996-12-20 2000-04-25 Texas Instruments Incorporated Integrated circuit with tightly coupled passive components
DE19808193B4 (en) * 1998-02-27 2007-11-08 Robert Bosch Gmbh Leadframe device and corresponding manufacturing method
JP3420057B2 (en) * 1998-04-28 2003-06-23 株式会社東芝 Resin-sealed semiconductor device
US7332375B1 (en) 1998-06-24 2008-02-19 Amkor Technology, Inc. Method of making an integrated circuit package
US7005326B1 (en) 1998-06-24 2006-02-28 Amkor Technology, Inc. Method of making an integrated circuit package
US7112474B1 (en) 1998-06-24 2006-09-26 Amkor Technology, Inc. Method of making an integrated circuit package
US7071541B1 (en) 1998-06-24 2006-07-04 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6893900B1 (en) 1998-06-24 2005-05-17 Amkor Technology, Inc. Method of making an integrated circuit package
US6143981A (en) 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US7030474B1 (en) 1998-06-24 2006-04-18 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6281568B1 (en) 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
JP2000164788A (en) * 1998-11-20 2000-06-16 Anam Semiconductor Inc Lead frame for semiconductor package and semiconductor package using the lead frame and its manufacture
TW463346B (en) * 1999-05-04 2001-11-11 Sitron Prec Co Ltd Dual-leadframe package structure and its manufacturing method
US6307755B1 (en) * 1999-05-27 2001-10-23 Richard K. Williams Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die
JP2001007268A (en) * 1999-06-24 2001-01-12 Oki Electric Ind Co Ltd Semiconductor device and manufacture thereof
KR20010037247A (en) 1999-10-15 2001-05-07 마이클 디. 오브라이언 Semiconductor package
KR100379089B1 (en) 1999-10-15 2003-04-08 앰코 테크놀로지 코리아 주식회사 leadframe and semiconductor package using it
KR100403142B1 (en) 1999-10-15 2003-10-30 앰코 테크놀로지 코리아 주식회사 semiconductor package
US6580159B1 (en) 1999-11-05 2003-06-17 Amkor Technology, Inc. Integrated circuit device packages and substrates for making the packages
US6847103B1 (en) 1999-11-09 2005-01-25 Amkor Technology, Inc. Semiconductor package with exposed die pad and body-locking leadframe
KR100421774B1 (en) 1999-12-16 2004-03-10 앰코 테크놀로지 코리아 주식회사 semiconductor package and its manufacturing method
KR100583494B1 (en) 2000-03-25 2006-05-24 앰코 테크놀로지 코리아 주식회사 Semiconductor Package
US7042068B2 (en) 2000-04-27 2006-05-09 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
SG102591A1 (en) 2000-09-01 2004-03-26 Micron Technology Inc Dual loc semiconductor assembly employing floating lead finger structure
US6570768B2 (en) 2000-11-30 2003-05-27 Stratos Lightwave Pluggable transceiver module with extended release and removal lever
TW454287B (en) * 2000-12-06 2001-09-11 Siliconware Precision Industries Co Ltd Multi-media chip package and its manufacture
JP2002176130A (en) * 2000-12-08 2002-06-21 Mitsubishi Electric Corp Sealed semiconductor device and lead frame used therefor
KR20020058209A (en) 2000-12-29 2002-07-12 마이클 디. 오브라이언 Semiconductor package
KR100394030B1 (en) * 2001-01-15 2003-08-06 앰코 테크놀로지 코리아 주식회사 stack-type semiconductor package
KR100731007B1 (en) * 2001-01-15 2007-06-22 앰코 테크놀로지 코리아 주식회사 Stacked Semiconductor Packages
US6605865B2 (en) 2001-03-19 2003-08-12 Amkor Technology, Inc. Semiconductor package with optimized leadframe bonding strength
US6967395B1 (en) 2001-03-20 2005-11-22 Amkor Technology, Inc. Mounting for a package containing a chip
US6545345B1 (en) 2001-03-20 2003-04-08 Amkor Technology, Inc. Mounting for a package containing a chip
KR100369393B1 (en) 2001-03-27 2003-02-05 앰코 테크놀로지 코리아 주식회사 Lead frame and semiconductor package using it and its manufacturing method
KR100393448B1 (en) 2001-03-27 2003-08-02 앰코 테크놀로지 코리아 주식회사 Semiconductor package and method for manufacturing the same
US7045883B1 (en) 2001-04-04 2006-05-16 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7064009B1 (en) 2001-04-04 2006-06-20 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US6597059B1 (en) 2001-04-04 2003-07-22 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package
CN1251363C (en) * 2001-05-17 2006-04-12 皇家菲利浦电子有限公司 Lead-frame configuration for chips
US6900527B1 (en) 2001-09-19 2005-05-31 Amkor Technology, Inc. Lead-frame method and assembly for interconnecting circuits within a circuit module
US7485952B1 (en) 2001-09-19 2009-02-03 Amkor Technology, Inc. Drop resistant bumpers for fully molded memory cards
JP2003110082A (en) * 2001-09-28 2003-04-11 Mitsubishi Electric Corp Lead frame, semiconductor device and method for confirming mounting position of semiconductor chip
US6611047B2 (en) 2001-10-12 2003-08-26 Amkor Technology, Inc. Semiconductor package with singulation crease
US6630726B1 (en) 2001-11-07 2003-10-07 Amkor Technology, Inc. Power semiconductor package with strap
US6798046B1 (en) 2002-01-22 2004-09-28 Amkor Technology, Inc. Semiconductor package including ring structure connected to leads with vertically downset inner ends
US6885086B1 (en) 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US6608366B1 (en) 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
US7005729B2 (en) * 2002-04-24 2006-02-28 Intel Corporation Device packaging using tape automated bonding (TAB) strip bonded to strip carrier frame
US6627977B1 (en) 2002-05-09 2003-09-30 Amkor Technology, Inc. Semiconductor package including isolated ring structure
JP3851845B2 (en) * 2002-06-06 2006-11-29 株式会社ルネサステクノロジ Semiconductor device
US6841414B1 (en) 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US6867071B1 (en) 2002-07-12 2005-03-15 Amkor Technology, Inc. Leadframe including corner leads and semiconductor package using same
KR100470897B1 (en) * 2002-07-19 2005-03-10 삼성전자주식회사 Method for manufacturing dual die package
US7132311B2 (en) * 2002-07-26 2006-11-07 Intel Corporation Encapsulation of a stack of semiconductor dice
US6818973B1 (en) 2002-09-09 2004-11-16 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process
US6919620B1 (en) 2002-09-17 2005-07-19 Amkor Technology, Inc. Compact flash memory card with clamshell leadframe
US7190062B1 (en) 2004-06-15 2007-03-13 Amkor Technology, Inc. Embedded leadframe semiconductor package
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US7361533B1 (en) 2002-11-08 2008-04-22 Amkor Technology, Inc. Stacked embedded leadframe
JP3872001B2 (en) * 2002-11-18 2007-01-24 シャープ株式会社 Lead frame, method of manufacturing semiconductor device using the same, semiconductor device using the same, and electronic device
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
US6750545B1 (en) 2003-02-28 2004-06-15 Amkor Technology, Inc. Semiconductor package capable of die stacking
US6927483B1 (en) 2003-03-07 2005-08-09 Amkor Technology, Inc. Semiconductor package exhibiting efficient lead placement
US7001799B1 (en) 2003-03-13 2006-02-21 Amkor Technology, Inc. Method of making a leadframe for semiconductor devices
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US7095103B1 (en) 2003-05-01 2006-08-22 Amkor Technology, Inc. Leadframe based memory card
US6879034B1 (en) 2003-05-01 2005-04-12 Amkor Technology, Inc. Semiconductor package including low temperature co-fired ceramic substrate
DE60320148T2 (en) * 2003-05-09 2009-05-20 Widex A/S METHOD FOR PRODUCING A TRACKING ELEMENT FOR A HEARING DEVICE AND A TRUNKING ELEMENT FOR A HEARING DEVICE
US7008825B1 (en) 2003-05-27 2006-03-07 Amkor Technology, Inc. Leadframe strip having enhanced testability
US6897550B1 (en) 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
GB0315366D0 (en) * 2003-07-01 2003-08-06 Marconi Comm Ltd Improvements in or relating to communication systems
US7368320B2 (en) * 2003-08-29 2008-05-06 Micron Technology, Inc. Method of fabricating a two die semiconductor assembly
US7245007B1 (en) 2003-09-18 2007-07-17 Amkor Technology, Inc. Exposed lead interposer leadframe package
US6921967B2 (en) 2003-09-24 2005-07-26 Amkor Technology, Inc. Reinforced die pad support structure
US7138707B1 (en) 2003-10-21 2006-11-21 Amkor Technology, Inc. Semiconductor package including leads and conductive posts for providing increased functionality
US7144517B1 (en) 2003-11-07 2006-12-05 Amkor Technology, Inc. Manufacturing method for leadframe and for semiconductor package using the leadframe
US7211879B1 (en) 2003-11-12 2007-05-01 Amkor Technology, Inc. Semiconductor package with chamfered corners and method of manufacturing the same
US7057268B1 (en) 2004-01-27 2006-06-06 Amkor Technology, Inc. Cavity case with clip/plug for use on multi-media card
US7091594B1 (en) 2004-01-28 2006-08-15 Amkor Technology, Inc. Leadframe type semiconductor package having reduced inductance and its manufacturing method
US7148564B2 (en) * 2004-02-17 2006-12-12 Delphi Technologies, Inc. Dual-sided substrate integrated circuit package including a leadframe having leads with increased thickness
TWI245399B (en) * 2004-03-11 2005-12-11 Advanced Semiconductor Eng Leadframe with die pad
TWI280657B (en) * 2004-05-28 2007-05-01 Sanyo Electric Co Circuit device
US7202554B1 (en) 2004-08-19 2007-04-10 Amkor Technology, Inc. Semiconductor package and its manufacturing method
US7217991B1 (en) 2004-10-22 2007-05-15 Amkor Technology, Inc. Fan-in leadframe semiconductor package
WO2007018473A1 (en) * 2005-08-05 2007-02-15 Infineon Technologies Ag Leadframe and semiconductor package
KR100631959B1 (en) * 2005-09-07 2006-10-04 주식회사 하이닉스반도체 Multilayer semiconductor package and manufacturing method thereof
US7507603B1 (en) 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
US7371616B2 (en) * 2006-01-05 2008-05-13 Fairchild Semiconductor Corporation Clipless and wireless semiconductor die package and method for making the same
SG135074A1 (en) * 2006-02-28 2007-09-28 Micron Technology Inc Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US20070290303A1 (en) * 2006-06-07 2007-12-20 Texas Instruments Deutschland Gmbh Dual leadframe semiconductor device package
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
WO2008059301A1 (en) * 2006-11-14 2008-05-22 Infineon Technologies Ag An electronic component and method for its production
US8643157B2 (en) * 2007-06-21 2014-02-04 Stats Chippac Ltd. Integrated circuit package system having perimeter paddle
US7989931B2 (en) 2007-09-26 2011-08-02 Stats Chippac Ltd. Integrated circuit package system with under paddle leadfingers
US20090159128A1 (en) * 2007-12-21 2009-06-25 Gill Shook Leadframe receiver package for solar concentrator
TW200937597A (en) * 2008-02-20 2009-09-01 Chipmos Technologies Inc Quad flat non-leaded package structure
US7812430B2 (en) * 2008-03-04 2010-10-12 Powertech Technology Inc. Leadframe and semiconductor package having downset baffle paddles
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8222716B2 (en) * 2009-10-16 2012-07-17 National Semiconductor Corporation Multiple leadframe package
US8450149B2 (en) 2009-10-16 2013-05-28 Texas Instruments Incorporated Stacked leadframe implementation for DC/DC convertor power module incorporating a stacked controller and stacked leadframe construction methodology
US20120326287A1 (en) 2011-06-27 2012-12-27 National Semiconductor Corporation Dc/dc convertor power module package incorporating a stacked controller and construction methodology
US8093707B2 (en) * 2009-10-19 2012-01-10 National Semiconductor Corporation Leadframe packages having enhanced ground-bond reliability
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8203199B2 (en) * 2009-12-10 2012-06-19 National Semiconductor Corporation Tie bar and mold cavity bar arrangements for multiple leadframe stack package
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
CN101937896A (en) * 2010-04-22 2011-01-05 苏州固锝电子股份有限公司 Lead frame for manufacturing rectifier
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US8779566B2 (en) 2011-08-15 2014-07-15 National Semiconductor Corporation Flexible routing for high current module application
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US8629539B2 (en) 2012-01-16 2014-01-14 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having non-conductive die paddle
US9666788B2 (en) 2012-03-20 2017-05-30 Allegro Microsystems, Llc Integrated circuit package having a split lead frame
US10234513B2 (en) 2012-03-20 2019-03-19 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US9812588B2 (en) 2012-03-20 2017-11-07 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
JP2013197365A (en) * 2012-03-21 2013-09-30 Toshiba Corp Semiconductor device
US8946880B2 (en) * 2012-03-23 2015-02-03 Texas Instruments Incorporated Packaged semiconductor device having multilevel leadframes configured as modules
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US8722467B2 (en) * 2012-06-30 2014-05-13 Alpha & Omega Semiconductor, Inc. Method of using bonding ball array as height keeper and paste holder in semiconductor device package
US20150060123A1 (en) * 2013-09-04 2015-03-05 Texas Instruments Incorporated Locking dual leadframe for flip chip on leadframe packages
US9659843B2 (en) 2014-11-05 2017-05-23 Infineon Technologies Ag Lead frame strip with molding compound channels
US9922904B2 (en) * 2015-05-26 2018-03-20 Infineon Technologies Ag Semiconductor device including lead frames with downset
US10381293B2 (en) * 2016-01-21 2019-08-13 Texas Instruments Incorporated Integrated circuit package having an IC die between top and bottom leadframes
DE102016112289B4 (en) * 2016-07-05 2020-07-30 Danfoss Silicon Power Gmbh Lead frame and method of making the same
WO2018096050A1 (en) * 2016-11-23 2018-05-31 Abb Schweiz Ag Manufacturing of a power semiconductor module
US11000691B2 (en) 2018-04-24 2021-05-11 West Affum Holdings Corp. Substantially-median-based determination of long-term heart rates from ECG data of wearable cardioverter defibrillator (WCD) system
US11088055B2 (en) 2018-12-14 2021-08-10 Texas Instruments Incorporated Package with dies mounted on opposing surfaces of a leadframe
CN112216658A (en) 2019-07-10 2021-01-12 恩智浦美国有限公司 Semiconductor device having lead frame adaptable to various die sizes
US10991644B2 (en) 2019-08-22 2021-04-27 Allegro Microsystems, Llc Integrated circuit package having a low profile
US11562949B2 (en) 2020-06-17 2023-01-24 Texas Instruments Incorporated Semiconductor package including undermounted die with exposed backside metal

Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4714952A (en) * 1984-11-01 1987-12-22 Nec Corporation Capacitor built-in integrated circuit packaged unit and process of fabrication thereof
US4984059A (en) * 1982-10-08 1991-01-08 Fujitsu Limited Semiconductor device and a method for fabricating the same
US5014113A (en) * 1989-12-27 1991-05-07 Motorola, Inc. Multiple layer lead frame
US5096853A (en) * 1988-10-20 1992-03-17 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing a resin encapsulated semiconductor device
US5122858A (en) * 1990-09-10 1992-06-16 Olin Corporation Lead frame having polymer coated surface portions
US5184208A (en) * 1987-06-30 1993-02-02 Hitachi, Ltd. Semiconductor device
US5198883A (en) * 1988-08-06 1993-03-30 Kabushiki Kaisha Toshiba Semiconductor device having an improved lead arrangement and method for manufacturing the same
US5227662A (en) * 1990-05-24 1993-07-13 Nippon Steel Corporation Composite lead frame and semiconductor device using the same
US5252853A (en) * 1991-09-19 1993-10-12 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor device having tab tape and particular power distribution lead structure
US5286679A (en) * 1993-03-18 1994-02-15 Micron Technology, Inc. Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer
US5304842A (en) * 1990-10-24 1994-04-19 Micron Technology, Inc. Dissimilar adhesive die attach for semiconductor devices
US5339518A (en) * 1993-07-06 1994-08-23 Motorola, Inc. Method for making a quad leadframe for a semiconductor device
US5366639A (en) * 1989-08-04 1994-11-22 Ecc International Ltd. Process of separating using a rotating screen
US5367766A (en) * 1990-08-01 1994-11-29 Staktek Corporation Ultra high density integrated circuit packages method
US5394607A (en) * 1993-05-20 1995-03-07 Texas Instruments Incorporated Method of providing low cost heat sink
US5409866A (en) * 1991-12-27 1995-04-25 Fujitsu Ltd. Process for manufacturing a semiconductor device affixed to an upper and a lower leadframe
US5461255A (en) * 1992-09-18 1995-10-24 Texas Instruments Incorporated Multi-layered lead frame assembly for integrated circuits
US5484959A (en) * 1992-12-11 1996-01-16 Staktek Corporation High density lead-on-package fabrication method and apparatus
US5623162A (en) * 1994-10-27 1997-04-22 Nec Corporation Lead frame having cut-out wing leads
US5650592A (en) * 1993-04-05 1997-07-22 Olin Corporation Graphite composites for electronic packaging
US5770480A (en) * 1996-06-17 1998-06-23 Micron Technology, Inc. Method of leads between chips assembly
US5796162A (en) * 1996-09-17 1998-08-18 Greatek Technology Co., Ltd. Frames locking method for packaging semiconductor chip
US5907769A (en) * 1996-12-30 1999-05-25 Micron Technology, Inc. Leads under chip in conventional IC package
US6072228A (en) * 1996-10-25 2000-06-06 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
US6084311A (en) * 1997-05-22 2000-07-04 Micron Technology, Inc. Method and apparatus for reducing resin bleed during the formation of a semiconductor device
US6184575B1 (en) * 1994-08-26 2001-02-06 National Semiconductor Corporation Ultra-thin composite package for integrated circuits
US6339191B1 (en) * 1994-03-11 2002-01-15 Silicon Bandwidth Inc. Prefabricated semiconductor chip carrier

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5421168A (en) * 1977-07-18 1979-02-17 Kyushu Nippon Electric Semiconductor
DE69232222T2 (en) * 1991-05-16 2002-08-22 General Electric Co., Schenectady Heat shield for axisymmetric swiveling nozzle
US5336639A (en) * 1993-06-28 1994-08-09 Motorola, Inc. Method for securing a semiconductor chip to a leadframe
US6178064B1 (en) * 1997-02-10 2001-01-23 Read-Rite Corporation Air bearing slider with shaped taper

Patent Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4984059A (en) * 1982-10-08 1991-01-08 Fujitsu Limited Semiconductor device and a method for fabricating the same
US4714952A (en) * 1984-11-01 1987-12-22 Nec Corporation Capacitor built-in integrated circuit packaged unit and process of fabrication thereof
US5184208A (en) * 1987-06-30 1993-02-02 Hitachi, Ltd. Semiconductor device
US5198883A (en) * 1988-08-06 1993-03-30 Kabushiki Kaisha Toshiba Semiconductor device having an improved lead arrangement and method for manufacturing the same
US5096853A (en) * 1988-10-20 1992-03-17 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing a resin encapsulated semiconductor device
US5366639A (en) * 1989-08-04 1994-11-22 Ecc International Ltd. Process of separating using a rotating screen
US5014113A (en) * 1989-12-27 1991-05-07 Motorola, Inc. Multiple layer lead frame
US5227662A (en) * 1990-05-24 1993-07-13 Nippon Steel Corporation Composite lead frame and semiconductor device using the same
US5367766A (en) * 1990-08-01 1994-11-29 Staktek Corporation Ultra high density integrated circuit packages method
US5122858A (en) * 1990-09-10 1992-06-16 Olin Corporation Lead frame having polymer coated surface portions
US5304842A (en) * 1990-10-24 1994-04-19 Micron Technology, Inc. Dissimilar adhesive die attach for semiconductor devices
US5252853A (en) * 1991-09-19 1993-10-12 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor device having tab tape and particular power distribution lead structure
US5637915A (en) * 1991-12-27 1997-06-10 Fujitsu Ltd. Semiconductor device affixed to an upper and a lower leadframe
US5409866A (en) * 1991-12-27 1995-04-25 Fujitsu Ltd. Process for manufacturing a semiconductor device affixed to an upper and a lower leadframe
US5461255A (en) * 1992-09-18 1995-10-24 Texas Instruments Incorporated Multi-layered lead frame assembly for integrated circuits
US5484959A (en) * 1992-12-11 1996-01-16 Staktek Corporation High density lead-on-package fabrication method and apparatus
US5286679A (en) * 1993-03-18 1994-02-15 Micron Technology, Inc. Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer
US5650592A (en) * 1993-04-05 1997-07-22 Olin Corporation Graphite composites for electronic packaging
US5394607A (en) * 1993-05-20 1995-03-07 Texas Instruments Incorporated Method of providing low cost heat sink
US5339518A (en) * 1993-07-06 1994-08-23 Motorola, Inc. Method for making a quad leadframe for a semiconductor device
US6339191B1 (en) * 1994-03-11 2002-01-15 Silicon Bandwidth Inc. Prefabricated semiconductor chip carrier
US6184575B1 (en) * 1994-08-26 2001-02-06 National Semiconductor Corporation Ultra-thin composite package for integrated circuits
US5623162A (en) * 1994-10-27 1997-04-22 Nec Corporation Lead frame having cut-out wing leads
US5770480A (en) * 1996-06-17 1998-06-23 Micron Technology, Inc. Method of leads between chips assembly
US5796162A (en) * 1996-09-17 1998-08-18 Greatek Technology Co., Ltd. Frames locking method for packaging semiconductor chip
US6072228A (en) * 1996-10-25 2000-06-06 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
US6140154A (en) * 1996-10-25 2000-10-31 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
US6362022B1 (en) * 1996-10-25 2002-03-26 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
US6570244B1 (en) * 1996-10-25 2003-05-27 Micron Technology, Inc. Multi-part lead frame with dissimilar materials
US5907769A (en) * 1996-12-30 1999-05-25 Micron Technology, Inc. Leads under chip in conventional IC package
US6084311A (en) * 1997-05-22 2000-07-04 Micron Technology, Inc. Method and apparatus for reducing resin bleed during the formation of a semiconductor device

Also Published As

Publication number Publication date
US20050146002A1 (en) 2005-07-07
US6570244B1 (en) 2003-05-27
US6072228A (en) 2000-06-06
US6902952B2 (en) 2005-06-07
US7321160B2 (en) 2008-01-22
US20030205790A1 (en) 2003-11-06
US20070057353A1 (en) 2007-03-15
US6140154A (en) 2000-10-31
US20070001274A1 (en) 2007-01-04
US20070057354A1 (en) 2007-03-15
US20020076857A1 (en) 2002-06-20
US6946722B2 (en) 2005-09-20
US20050224928A1 (en) 2005-10-13
US6362022B1 (en) 2002-03-26

Similar Documents

Publication Publication Date Title
US6946722B2 (en) Multi-part lead frame with dissimilar materials
JP4294161B2 (en) Stack package and manufacturing method thereof
US5527740A (en) Manufacturing dual sided wire bonded integrated circuit chip packages using offset wire bonds and support block cavities
KR970010678B1 (en) Lead frame and the package thereof
EP0610971B1 (en) Semiconductor device assembly comprising a leadframe structure
KR100235308B1 (en) A semiconductor chip package having twice bent tie bar and small die pad
US6762079B2 (en) Methods for fabricating dual loc semiconductor die assembly employing floating lead finger structure
US5646829A (en) Resin sealing type semiconductor device having fixed inner leads
JPH04211152A (en) Multilayer lead-frame element
US6677665B2 (en) Dual-die integrated circuit package
GB2317989A (en) Lead frames for semiconductor packages
KR950000205B1 (en) Lead frame and semiconductor device using same
JP3638750B2 (en) Semiconductor device
WO2007018473A1 (en) Leadframe and semiconductor package
JPH0955407A (en) Structure of tape carrier
US6538303B1 (en) Lead frame and semiconductor device using the same
JPH06342816A (en) Semiconductor device, its manufacture, and lead frame used therefor
KR100281122B1 (en) semiconductor package
KR100244254B1 (en) Lead frame and semiconductor package with such lead frame
JPH01231333A (en) Manufacturing method of semiconductor device
KR200141125Y1 (en) Structure of lead frame
JPH031551A (en) Resin-encapsulated semiconductor device
JP3468447B2 (en) Resin-sealed semiconductor device and method of manufacturing the same
JP2002076231A (en) Lead frame, molding mold and semiconductor device
JPH06268014A (en) Tape carrier type semiconductor device and method of configuring the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载