+

US20060040414A1 - Methods of forming conductive materials - Google Patents

Methods of forming conductive materials Download PDF

Info

Publication number
US20060040414A1
US20060040414A1 US11/209,080 US20908005A US2006040414A1 US 20060040414 A1 US20060040414 A1 US 20060040414A1 US 20908005 A US20908005 A US 20908005A US 2006040414 A1 US2006040414 A1 US 2006040414A1
Authority
US
United States
Prior art keywords
mass
metal
layer
precursor
tungsten
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/209,080
Inventor
Haining Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US11/209,080 priority Critical patent/US20060040414A1/en
Publication of US20060040414A1 publication Critical patent/US20060040414A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/60—Capacitors
    • H10D1/68—Capacitors having no potential barriers
    • H10D1/692—Electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD

Definitions

  • the invention pertains to methods of forming metal-comprising materials, such as, for example, capacitor electrodes.
  • the invention also pertains to capacitor constructions.
  • Capacitor constructions are utilized in numerous semiconductor structures, such as, for example, memory arrays.
  • An exemplary memory array is a dynamic random access memory (DRAM) array, with individual DRAM cells of the array comprising a capacitor and a transistor.
  • DRAM dynamic random access memory
  • Capacitor constructions comprise a first conductive capacitor electrode and a second conductive capacitor electrode, separated by a dielectric material.
  • compositions suitable for utilization as capacitor electrodes are metals, such as, for example, platinum, rhodium, iridium, ruthenium, etc.
  • the metals can be deposited by exposing a metallo-organic precursor material to an oxidizing ambient (such as, for example, an ambient O 2 , O 3 , and/or N 2 O) to break down the precursor and release the metal.
  • the released metal can then deposit on a substrate to form a metal film which is ultimately incorporated into a capacitor device as a capacitor electrode.
  • a difficulty which can occur during oxidation of the metallo-organic precursors is that materials associated with a semiconductor substrate are exposed to the oxidizing conditions, and can themselves become oxidized or otherwise degraded during the degradation of the metallo-organic precursors. Accordingly, it would be desirable to develop alternative methods for formation of metallic materials on semiconductor substrates, other than the oxidation of metallo-organic precursors.
  • the invention encompasses a method of forming a metal-comprising mass for a semiconductor construction.
  • a semiconductor substrate is provided, and a metallo-organic precursor is provided proximate the substrate.
  • the precursor is exposed to a reducing atmosphere to release metal from the precursor, and subsequently the released metal is deposited over the semiconductor substrate.
  • the invention encompasses an embodiment of forming a metal-comprising mass for a semiconductor construction wherein a metal-comprising precursor is exposed to ammonia to release metal from the precursor, and subsequently the release metal is deposited over a semiconductor substrate.
  • the invention encompasses methodology for forming capacitor electrodes wherein a metal-comprising precursor is exposed to a reducing ambient to deposit a metal-comprising mass which ultimately is incorporated into a capacitor construction as a capacitor electrode.
  • the invention also includes capacitor constructions.
  • the FIGURE is a diagrammatic, cross-sectional view of a semiconductor wafer fragment illustrating an embodiment of the present invention.
  • Fragment 10 includes a substrate 12 , which can comprise, for example, monocrystalline silicon.
  • substrate 12 can comprise, for example, monocrystalline silicon.
  • semiconductor substrate and “semiconductor substrate” are defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
  • substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
  • An insulative material 14 is formed over substrate 12 , and can comprise, for example, borophosphosilicate glass (BPSG) and/or silicon dioxide.
  • An opening extends through insulative material 14 and to substrate 12 , and a diffusion region 16 is formed within substrate 12 at a base of such opening.
  • Diffusion region 16 can be either n-type conductivity doped or p-type conductivity doped. Diffusion region 16 can be considered as an exemplary embodiment of an electrical node supported by substrate 12 .
  • a series of conductive materials are formed within the opening in mass 14 , and extending above diffusion region 16 .
  • Such conductive materials include a mass 18 of conductively-doped silicon, such as, for example, n-type or p-type doped polycrystalline silicon.
  • the conductive materials also include a layer 20 of metal silicide, and a layer 22 comprising metal or metal nitride. It is noted that other conductive materials can be used either alternatively, or in addition to the materials 18 , 20 and 22 illustrated in the figure.
  • material 18 can be replaced by a conductive metal plug, such as, for example, a titanium plug or a tungsten plug.
  • a layer of metal-silicide can be provided between diffusion region 16 and silicon-containing layer 18 , with exemplary metal suicides comprising titanium silicide or tungsten silicide.
  • Layers 18 , 20 and 22 can be formed by conventional methods.
  • layer 22 can comprise, consist of, or consist essentially of, one or more of titanium nitride, tungsten nitride, tantalum nitride, elemental titanium, elemental tantalum or elemental tungsten; and layer 20 can comprise, consist of, or consist essentially of, titanium silicide or tungsten silicide. Layers 20 and 22 function as diffusion and/or oxidation barriers.
  • a metal-containing mass 24 is formed over conductive layer 22 , and in the shown embodiment is in physical contact with layer 22 .
  • mass 24 is formed by exposing a metallo-organic precursor to a reducing atmosphere to release metal from the precursor, and subsequently the released metal is deposited to form mass 24 .
  • mass 24 is patterned into a rectangular block. Such can be accomplished by, for example, photolithographic processing and an appropriate etch after deposition of the released metal. Appropriate photolithographic processing and etching conditions will be recognized by persons of ordinary skill in the art.
  • Mass 24 can comprise, consist essentially of, or consist of one or more of ruthenium, rhodium, iridium, cobalt, palladium, nickel or platinum.
  • mass 24 will consist of, or consist essentially of, ruthenium, and will be formed by exposing tricarbonyl-cyclohexadiene ruthenium precursor to a reducing ambient comprising one or more of ammonia (NH 3 ), diatomic hydrogen (H 2 ), or plasma-activated hydrogen species.
  • the reducing atmosphere can, in particular embodiments, consist of, or consist essentially of, one or more of ammonia, diatomic hydrogen or plasma-activated hydrogen species.
  • tricarbonyl-cyclohexadiene ruthenium precursor is exposed to ammonia at a temperature of 210° C., and a pressure of 4 torr for a duration of 120 seconds, to deposit mass 24 to a thickness of about 450 ⁇ .
  • a metal-containing mass is formed over a layer identical to the above-described layer 22 by exposing a metallo-organic material to oxidizing conditions.
  • the oxidizing conditions can oxidize various components of layer 22 to reduce the conductivity of such layer. For instance, if layer 22 comprises titanium, tantalum or tungsten, the exposure of such layer to oxidizing conditions can form oxides of titanium, tungsten or tantalum. Such oxides are electrically insulative, and accordingly the desired conductive characteristics of layer 22 are compromised, or in some cases even entirely lost, which can render devices subsequently formed from layer 22 to be inoperable.
  • the utilization of reducing conditions in embodiments of the present invention can avoid oxidation of the materials of layer 22 , and accordingly maintain the desired conductive characteristics of layer 22 during formation of mass 24 .
  • a further advantage of utilizing reducing conditions in methodology of the present invention is that many metallo-organic precursor materials contain oxygen, which can be released during chemical degradation of the precursor materials. The released oxygen can oxidize substrate materials.
  • utilization of a reducing atmosphere can essentially scavenge the oxygen before it deleteriously reacts with a substrate material.
  • NH 3 can be utilized to essentially scavenge oxygen.
  • a reason that reducing conditions have not previously been utilized for forming conductive masses in semiconductor constructions is that there is a concern that carbon from a metallo-organic precursor will deposit within a conductive metal mass formed from the precursor unless the precursor is exposed to oxidizing conditions.
  • carbon incorporation is less problematic in particular semiconductor fabrication applications than is oxidation of materials associated with a semiconductor device. For instance, in the embodiment described with reference to the Figure, it can be highly desirable to maintain the conductive characteristics of layer 22 , and of less concern is elimination of carbon from mass 24 .
  • mass 24 utilization of reducing conditions to form mass 24 is preferred relative to utilization of oxidizing conditions, even if such causes an increase in carbon incorporation within mass 24 relative to that which would occur with utilization of oxidizing conditions.
  • an analysis of a mass 24 formed by exposing tricarbonyl-cyclohexadiene ruthenium precursor to ammonia has shown that there is very little carbon incorporation within such mass. Accordingly, in particular embodiments of the present invention, oxidation of layer 22 can be avoided, and also carbon incorporation within mass 24 can be avoided. Such can be preferred embodiments of the present invention, but it is to be understood that the invention can also encompass embodiments wherein carbon incorporation occurs within mass 24 .
  • Mass 24 can, particular embodiments, comprises multiple metals formed from one or more precursors.
  • the multiple metals can include one or more of ruthenium, rhodium, iridium, cobalt, palladium, nickel or platinum.
  • mass 24 does not consist solely of platinum.
  • mass 24 can comprise platinum in combination with other metals.
  • mass 24 be formed from at least one precursor that comprises a metal other than platinum; but such at least one precursor can be utilized in combination with other precursors that do comprise platinum.
  • Dielectric material 26 can comprise silicon dioxide and/or silicon nitride. Additionally, or alternatively, dielectric material 26 can comprise a so-called high-k material, such as, for example, Ta 2 O 5 .
  • Capacitor electrode 28 can comprise metal and/or conductively-doped silicon. If electrode 28 comprises metal, such can be formed utilizing a reducing atmosphere as was described previously for formation of mass 24 . Alternatively, electrode 28 can be formed by exposing a metallo-organic precursor to an oxidizing atmosphere. In preferred embodiments of the invention, dielectric material 26 can comprise a high-k material, and electrode 28 is formed by exposing a metallo-organic precursor to oxidizing conditions. The oxidizing conditions can cure oxide deficiencies that can otherwise exist in a high-k material.
  • the high-k material comprises Ta 2 O 5
  • Such tantalum-rich regions will lack the desired dielectric characteristics of the high-k material. Exposure of the tantalum-rich regions to oxidizing conditions can convert such regions to Ta 2 O 5 , and accordingly improve the dielectric properties associated with the regions.
  • Second capacitor electrode 28 can comprise, consist of, or consist essentially of ruthenium, rhodium, iridium, cobalt, palladium, nickel or platinum; and can comprise an identical metal to that utilized in mass 24 , or a different metal than that utilized in mass 24 .
  • mass 24 will be formed by exposing a metallo-organic precursor to a reducing environment, and will constitute a first capacitor electrode; and mass 28 will be formed by exposing the same metallo-organic precursor, or a different metallo-organic precursor, to an oxidizing atmosphere, and will constitute a second capacitor electrode.
  • the masses 24 , 26 and 28 of the Figure together define at least a portion of a capacitor construction.
  • Such capacitor construction can be incorporated into various semiconductor devices, such as, for example, a DRAM cell.
  • a DRAM cell In embodiments in which the capacitor construction is incorporated into a DRAM cell, there will typically be a transistor gate (not shown) utilizing diffusion region 16 as a source/drain region, and accordingly electrically connected to mass 24 though diffusion region 16 .
  • mass 24 can be considered a storage node of a capacitor construction.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • General Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electric Double-Layer Capacitors Or The Like (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Chemical Vapour Deposition (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Ceramic Capacitors (AREA)

Abstract

The invention includes a method of forming a metal-comprising mass for a semiconductor construction. A semiconductor substrate is provided, and a metallo-organic precursor is provided proximate the substrate. The precursor is exposed to a reducing atmosphere to release metal from the precursor, and subsequently the released metal is deposited over the semiconductor substrate. The invention also includes capacitor constructions, and methods of forming capacitor constructions.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This patent is a divisional of U.S. patent application Ser. No. 09/932,236, filed Aug. 16, 2001, entitled “Methods of Forming Metal-Comprising Materials and Capacitor Electrodes; and Capacitor Constructions”; the entirety of which is incorporated by reference herein.
    • TECHNICAL FIELD
  • The invention pertains to methods of forming metal-comprising materials, such as, for example, capacitor electrodes. The invention also pertains to capacitor constructions.
    • BACKGROUND OF THE INVENTION
  • Capacitor constructions are utilized in numerous semiconductor structures, such as, for example, memory arrays. An exemplary memory array is a dynamic random access memory (DRAM) array, with individual DRAM cells of the array comprising a capacitor and a transistor.
  • Capacitor constructions comprise a first conductive capacitor electrode and a second conductive capacitor electrode, separated by a dielectric material. Among the compositions suitable for utilization as capacitor electrodes are metals, such as, for example, platinum, rhodium, iridium, ruthenium, etc. The metals can be deposited by exposing a metallo-organic precursor material to an oxidizing ambient (such as, for example, an ambient O2, O3, and/or N2O) to break down the precursor and release the metal. The released metal can then deposit on a substrate to form a metal film which is ultimately incorporated into a capacitor device as a capacitor electrode.
  • A difficulty which can occur during oxidation of the metallo-organic precursors is that materials associated with a semiconductor substrate are exposed to the oxidizing conditions, and can themselves become oxidized or otherwise degraded during the degradation of the metallo-organic precursors. Accordingly, it would be desirable to develop alternative methods for formation of metallic materials on semiconductor substrates, other than the oxidation of metallo-organic precursors.
    • SUMMARY OF THE INVENTION
  • In one aspect, the invention encompasses a method of forming a metal-comprising mass for a semiconductor construction. A semiconductor substrate is provided, and a metallo-organic precursor is provided proximate the substrate. The precursor is exposed to a reducing atmosphere to release metal from the precursor, and subsequently the released metal is deposited over the semiconductor substrate.
  • In another aspect, the invention encompasses an embodiment of forming a metal-comprising mass for a semiconductor construction wherein a metal-comprising precursor is exposed to ammonia to release metal from the precursor, and subsequently the release metal is deposited over a semiconductor substrate.
  • In another aspect, the invention encompasses methodology for forming capacitor electrodes wherein a metal-comprising precursor is exposed to a reducing ambient to deposit a metal-comprising mass which ultimately is incorporated into a capacitor construction as a capacitor electrode.
  • The invention also includes capacitor constructions.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Preferred embodiments of the invention are described below with reference to the following accompanying drawing.
  • The FIGURE is a diagrammatic, cross-sectional view of a semiconductor wafer fragment illustrating an embodiment of the present invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • An embodiment of the invention is described with reference to a semiconductor wafer fragment 10 in the figure. Fragment 10 includes a substrate 12, which can comprise, for example, monocrystalline silicon. To aid in interpretation of the claims that follow, the terms “semiconductive substrate” and “semiconductor substrate” are defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
  • An insulative material 14 is formed over substrate 12, and can comprise, for example, borophosphosilicate glass (BPSG) and/or silicon dioxide. An opening extends through insulative material 14 and to substrate 12, and a diffusion region 16 is formed within substrate 12 at a base of such opening. Diffusion region 16 can be either n-type conductivity doped or p-type conductivity doped. Diffusion region 16 can be considered as an exemplary embodiment of an electrical node supported by substrate 12.
  • A series of conductive materials are formed within the opening in mass 14, and extending above diffusion region 16. Such conductive materials include a mass 18 of conductively-doped silicon, such as, for example, n-type or p-type doped polycrystalline silicon. The conductive materials also include a layer 20 of metal silicide, and a layer 22 comprising metal or metal nitride. It is noted that other conductive materials can be used either alternatively, or in addition to the materials 18, 20 and 22 illustrated in the figure. For instance, material 18 can be replaced by a conductive metal plug, such as, for example, a titanium plug or a tungsten plug. In other embodiments, a layer of metal-silicide can be provided between diffusion region 16 and silicon-containing layer 18, with exemplary metal suicides comprising titanium silicide or tungsten silicide. Layers 18, 20 and 22 can be formed by conventional methods.
  • In particular embodiments, layer 22 can comprise, consist of, or consist essentially of, one or more of titanium nitride, tungsten nitride, tantalum nitride, elemental titanium, elemental tantalum or elemental tungsten; and layer 20 can comprise, consist of, or consist essentially of, titanium silicide or tungsten silicide. Layers 20 and 22 function as diffusion and/or oxidation barriers.
  • A metal-containing mass 24 is formed over conductive layer 22, and in the shown embodiment is in physical contact with layer 22. In accordance with methodology of the present invention, mass 24 is formed by exposing a metallo-organic precursor to a reducing atmosphere to release metal from the precursor, and subsequently the released metal is deposited to form mass 24. In the shown embodiment, mass 24 is patterned into a rectangular block. Such can be accomplished by, for example, photolithographic processing and an appropriate etch after deposition of the released metal. Appropriate photolithographic processing and etching conditions will be recognized by persons of ordinary skill in the art.
  • Mass 24 can comprise, consist essentially of, or consist of one or more of ruthenium, rhodium, iridium, cobalt, palladium, nickel or platinum. In a particular embodiment, mass 24 will consist of, or consist essentially of, ruthenium, and will be formed by exposing tricarbonyl-cyclohexadiene ruthenium precursor to a reducing ambient comprising one or more of ammonia (NH3), diatomic hydrogen (H2), or plasma-activated hydrogen species. The reducing atmosphere can, in particular embodiments, consist of, or consist essentially of, one or more of ammonia, diatomic hydrogen or plasma-activated hydrogen species. In an exemplary embodiment, tricarbonyl-cyclohexadiene ruthenium precursor is exposed to ammonia at a temperature of 210° C., and a pressure of 4 torr for a duration of 120 seconds, to deposit mass 24 to a thickness of about 450 Å.
  • Prior art methodologies have existed wherein a metal-containing mass is formed over a layer identical to the above-described layer 22 by exposing a metallo-organic material to oxidizing conditions. However, a problem with such prior art processes is that the oxidizing conditions can oxidize various components of layer 22 to reduce the conductivity of such layer. For instance, if layer 22 comprises titanium, tantalum or tungsten, the exposure of such layer to oxidizing conditions can form oxides of titanium, tungsten or tantalum. Such oxides are electrically insulative, and accordingly the desired conductive characteristics of layer 22 are compromised, or in some cases even entirely lost, which can render devices subsequently formed from layer 22 to be inoperable. In contrast, the utilization of reducing conditions in embodiments of the present invention can avoid oxidation of the materials of layer 22, and accordingly maintain the desired conductive characteristics of layer 22 during formation of mass 24. A further advantage of utilizing reducing conditions in methodology of the present invention is that many metallo-organic precursor materials contain oxygen, which can be released during chemical degradation of the precursor materials. The released oxygen can oxidize substrate materials. However, utilization of a reducing atmosphere can essentially scavenge the oxygen before it deleteriously reacts with a substrate material. For instance, in particular embodiments of the present invention, NH3 can be utilized to essentially scavenge oxygen.
  • A reason that reducing conditions have not previously been utilized for forming conductive masses in semiconductor constructions is that there is a concern that carbon from a metallo-organic precursor will deposit within a conductive metal mass formed from the precursor unless the precursor is exposed to oxidizing conditions. In one aspect of the present invention, it is recognized that carbon incorporation is less problematic in particular semiconductor fabrication applications than is oxidation of materials associated with a semiconductor device. For instance, in the embodiment described with reference to the Figure, it can be highly desirable to maintain the conductive characteristics of layer 22, and of less concern is elimination of carbon from mass 24. Accordingly, utilization of reducing conditions to form mass 24 is preferred relative to utilization of oxidizing conditions, even if such causes an increase in carbon incorporation within mass 24 relative to that which would occur with utilization of oxidizing conditions. However, an analysis of a mass 24 formed by exposing tricarbonyl-cyclohexadiene ruthenium precursor to ammonia has shown that there is very little carbon incorporation within such mass. Accordingly, in particular embodiments of the present invention, oxidation of layer 22 can be avoided, and also carbon incorporation within mass 24 can be avoided. Such can be preferred embodiments of the present invention, but it is to be understood that the invention can also encompass embodiments wherein carbon incorporation occurs within mass 24.
  • Mass 24 can, particular embodiments, comprises multiple metals formed from one or more precursors. The multiple metals can include one or more of ruthenium, rhodium, iridium, cobalt, palladium, nickel or platinum. In some aspects of the invention, it can be desired that mass 24 does not consist solely of platinum. However, in such aspects, mass 24 can comprise platinum in combination with other metals. Accordingly, it can be desired that mass 24 be formed from at least one precursor that comprises a metal other than platinum; but such at least one precursor can be utilized in combination with other precursors that do comprise platinum.
  • After formation of mass 24, a dielectric material 26 is provided over the mass. Dielectric material 26 can comprise silicon dioxide and/or silicon nitride. Additionally, or alternatively, dielectric material 26 can comprise a so-called high-k material, such as, for example, Ta2O5.
  • After formation of dielectric material 26, a second capacitor electrode 28 is formed over dielectric material 26. Capacitor electrode 28 can comprise metal and/or conductively-doped silicon. If electrode 28 comprises metal, such can be formed utilizing a reducing atmosphere as was described previously for formation of mass 24. Alternatively, electrode 28 can be formed by exposing a metallo-organic precursor to an oxidizing atmosphere. In preferred embodiments of the invention, dielectric material 26 can comprise a high-k material, and electrode 28 is formed by exposing a metallo-organic precursor to oxidizing conditions. The oxidizing conditions can cure oxide deficiencies that can otherwise exist in a high-k material. For instance, if the high-k material comprises Ta2O5, there can be regions in the material which have an excess of tantalum relative to the amount of oxygen so that the material is tantalum-rich (i.e., so that there is more tantalum than should be present in the stoichiometric relationship Ta2O5). Such tantalum-rich regions will lack the desired dielectric characteristics of the high-k material. Exposure of the tantalum-rich regions to oxidizing conditions can convert such regions to Ta2O5, and accordingly improve the dielectric properties associated with the regions.
  • Second capacitor electrode 28 can comprise, consist of, or consist essentially of ruthenium, rhodium, iridium, cobalt, palladium, nickel or platinum; and can comprise an identical metal to that utilized in mass 24, or a different metal than that utilized in mass 24. In particular preferred embodiments, mass 24 will be formed by exposing a metallo-organic precursor to a reducing environment, and will constitute a first capacitor electrode; and mass 28 will be formed by exposing the same metallo-organic precursor, or a different metallo-organic precursor, to an oxidizing atmosphere, and will constitute a second capacitor electrode.
  • The masses 24, 26 and 28 of the Figure together define at least a portion of a capacitor construction. Such capacitor construction can be incorporated into various semiconductor devices, such as, for example, a DRAM cell. In embodiments in which the capacitor construction is incorporated into a DRAM cell, there will typically be a transistor gate (not shown) utilizing diffusion region 16 as a source/drain region, and accordingly electrically connected to mass 24 though diffusion region 16. In such embodiments, mass 24 can be considered a storage node of a capacitor construction.
  • In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Claims (4)

1-41. (canceled)
42. A method of forming a conductive material, comprising:
providing a semiconductor substrate having a tungsten-comprising layer thereover, the tungsten-comprising layer comprising an upper surface of elemental tungsten;
exposing one or more metallo-organic precursors to a reducing atmosphere to release metal from at least one of said precursors, the one or more precursors comprising one or more of ruthenium, rhodium, iridium, cobalt, palladium, and nickel; and
depositing the released metal over the tungsten-comprising layer to form a conductive material on the tungsten-comprising layer, wherein the conductive material is formed physically against the upper surface.
43. The method of claim 42 wherein
tricarbonyl-cyclohexadiene ruthenium is comprised by said one or more precursors.
44. The method of claim 42 wherein the reducing atmosphere comprises ammonia.
US11/209,080 2001-08-16 2005-08-22 Methods of forming conductive materials Abandoned US20060040414A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/209,080 US20060040414A1 (en) 2001-08-16 2005-08-22 Methods of forming conductive materials

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/932,236 US20030036242A1 (en) 2001-08-16 2001-08-16 Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
US11/209,080 US20060040414A1 (en) 2001-08-16 2005-08-22 Methods of forming conductive materials

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/932,236 Division US20030036242A1 (en) 2001-08-16 2001-08-16 Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions

Publications (1)

Publication Number Publication Date
US20060040414A1 true US20060040414A1 (en) 2006-02-23

Family

ID=25461998

Family Applications (5)

Application Number Title Priority Date Filing Date
US09/932,236 Abandoned US20030036242A1 (en) 2001-08-16 2001-08-16 Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
US10/140,608 Abandoned US20030036210A1 (en) 2001-08-16 2002-05-07 Methods of forming capacitor constructions
US10/778,795 Expired - Fee Related US6924195B2 (en) 2001-08-16 2004-02-12 Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
US10/931,559 Expired - Fee Related US7354842B2 (en) 2001-08-16 2004-08-31 Methods of forming conductive materials
US11/209,080 Abandoned US20060040414A1 (en) 2001-08-16 2005-08-22 Methods of forming conductive materials

Family Applications Before (4)

Application Number Title Priority Date Filing Date
US09/932,236 Abandoned US20030036242A1 (en) 2001-08-16 2001-08-16 Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
US10/140,608 Abandoned US20030036210A1 (en) 2001-08-16 2002-05-07 Methods of forming capacitor constructions
US10/778,795 Expired - Fee Related US6924195B2 (en) 2001-08-16 2004-02-12 Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
US10/931,559 Expired - Fee Related US7354842B2 (en) 2001-08-16 2004-08-31 Methods of forming conductive materials

Country Status (11)

Country Link
US (5) US20030036242A1 (en)
EP (1) EP1417701B1 (en)
JP (1) JP2005526377A (en)
KR (2) KR100627503B1 (en)
CN (1) CN100521086C (en)
AT (1) ATE360260T1 (en)
AU (1) AU2002327474A1 (en)
DE (1) DE60219635T2 (en)
SG (1) SG146440A1 (en)
TW (1) TW559982B (en)
WO (1) WO2003017341A2 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100390849B1 (en) * 2001-06-30 2003-07-12 주식회사 하이닉스반도체 Method for fabricating capacitor having hafnium oxide
KR100408726B1 (en) * 2001-12-10 2003-12-11 주식회사 하이닉스반도체 A method for forming a capacitor of a semiconductor device
JP2005314713A (en) * 2004-04-27 2005-11-10 L'air Liquide Sa Pour L'etude & L'exploitation Des Procede S Georges Claude Method for producing ruthenium film or ruthenium oxide film
KR100587686B1 (en) * 2004-07-15 2006-06-08 삼성전자주식회사 Titanium nitride film forming method and capacitor manufacturing method using the same
US7720213B2 (en) 2004-12-30 2010-05-18 Alcatel Lucent Parameter dependent ring tones
US7713876B2 (en) * 2005-09-28 2010-05-11 Tokyo Electron Limited Method for integrating a ruthenium layer with bulk copper in copper metallization
JP5248508B2 (en) * 2006-09-22 2013-07-31 レール・リキード−ソシエテ・アノニム・プール・レテュード・エ・レクスプロワタシオン・デ・プロセデ・ジョルジュ・クロード Method for depositing ruthenium-containing films
KR101483318B1 (en) 2007-02-21 2015-01-16 레르 리키드 쏘시에떼 아노님 뿌르 레？드 에렉스뿔라따시옹 데 프로세데 조르즈 클로드 Methods for forming a ruthenium-based film on a substrate
WO2011106072A2 (en) 2010-02-23 2011-09-01 L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude Use of ruthenium tetroxide as a precursor and reactant for thin film depositions
WO2016111833A1 (en) 2015-01-09 2016-07-14 Applied Materials, Inc. Direct deposition of nickel silicide nanowire
JP7346430B2 (en) 2018-02-12 2023-09-19 メルク パテント ゲゼルシャフト ミット ベシュレンクテル ハフツング Ruthenium deposition method using oxygen-free co-reactants

Citations (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5130172A (en) * 1988-10-21 1992-07-14 The Regents Of The University Of California Low temperature organometallic deposition of metals
US5248636A (en) * 1987-07-16 1993-09-28 Texas Instruments Incorporated Processing method using both a remotely generated plasma and an in-situ plasma with UV irradiation
US5372849A (en) * 1992-07-28 1994-12-13 Minnesota Mining And Manufacturing Company Chemical vapor deposition of iron, ruthenium, and osmium
US5392189A (en) * 1993-04-02 1995-02-21 Micron Semiconductor, Inc. Capacitor compatible with high dielectric constant materials having two independent insulative layers and the method for forming same
US5668040A (en) * 1995-03-20 1997-09-16 Lg Semicon Co., Ltd. Method for forming a semiconductor device electrode which also serves as a diffusion barrier
US5817175A (en) * 1995-07-25 1998-10-06 Micron Technology, Inc. Method of reducing carbon incorporation into films produced by chemical vapor deposition involving organometallic precursor compounds
US5856236A (en) * 1996-06-14 1999-01-05 Micron Technology, Inc. Method of depositing a smooth conformal aluminum film on a refractory metal nitride layer
US5907789A (en) * 1994-01-19 1999-05-25 Sony Corporation Method of forming a contact-hole of a semiconductor element
US6063705A (en) * 1998-08-27 2000-05-16 Micron Technology, Inc. Precursor chemistries for chemical vapor deposition of ruthenium and ruthenium oxide
US6074945A (en) * 1998-08-27 2000-06-13 Micron Technology, Inc. Methods for preparing ruthenium metal films
US6143191A (en) * 1997-11-10 2000-11-07 Advanced Technology Materials, Inc. Method for etch fabrication of iridium-based electrode structures
US6162712A (en) * 1995-06-30 2000-12-19 Advanced Technology Materials, Inc. Platinum source compositions for chemical vapor deposition of platinum
US6165834A (en) * 1998-05-07 2000-12-26 Micron Technology, Inc. Method of forming capacitors, method of processing dielectric layers, method of forming a DRAM cell
US6197628B1 (en) * 1998-08-27 2001-03-06 Micron Technology, Inc. Ruthenium silicide diffusion barrier layers and methods of forming same
US6211034B1 (en) * 1997-04-14 2001-04-03 Texas Instruments Incorporated Metal patterning with adhesive hardmask layer
US6271131B1 (en) * 1998-08-26 2001-08-07 Micron Technology, Inc. Methods for forming rhodium-containing layers such as platinum-rhodium barrier layers
US6284655B1 (en) * 1998-09-03 2001-09-04 Micron Technology, Inc. Method for producing low carbon/oxygen conductive layers
US6294425B1 (en) * 1999-10-14 2001-09-25 Samsung Electronics Co., Ltd. Methods of forming integrated circuit capacitors by electroplating electrodes from seed layers
US20010025976A1 (en) * 1998-10-16 2001-10-04 Lee Byoung-Taek Method for manufacturing a capacitor of a semiconductor device
US6313035B1 (en) * 1996-05-31 2001-11-06 Micron Technology, Inc. Chemical vapor deposition using organometallic precursors
US6323081B1 (en) * 1998-09-03 2001-11-27 Micron Technology, Inc. Diffusion barrier layers and methods of forming same
US6355492B1 (en) * 1997-01-22 2002-03-12 Sony Corporation Process for the manufacturing of oxide electrodes for ferroelectric capacitor
US6358790B1 (en) * 1999-01-13 2002-03-19 Agere Systems Guardian Corp. Method of making a capacitor
US20020043722A1 (en) * 1997-01-24 2002-04-18 Tetsuya Taguwa Semiconductor device and method of manufacturing the same
US20020056839A1 (en) * 2000-11-11 2002-05-16 Pt Plus Co. Ltd. Method of crystallizing a silicon thin film and semiconductor device fabricated thereby
US6391797B1 (en) * 1996-09-04 2002-05-21 Oki Electric Industry Co., Ltd. Method of manufacturing semiconductor device by sputtering dielectric forming materials while selectively heating growing layer
US20020086108A1 (en) * 2000-12-28 2002-07-04 Haining Yang Platinum-rhodium stack as an oxygen barrier
US20020088108A1 (en) * 1998-02-26 2002-07-11 Klaus Maldener Process for fixing a rotor winding
US20020098686A1 (en) * 2001-01-24 2002-07-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and fabrication process therefor
US6429127B1 (en) * 2000-06-08 2002-08-06 Micron Technology, Inc. Methods for forming rough ruthenium-containing layers and structures/methods using same
US6492261B2 (en) * 2000-12-30 2002-12-10 Intel Corporation Focused ion beam metal deposition
US6515843B2 (en) * 1995-03-27 2003-02-04 Fujitsu Limited Semiconductor capacitive device
US20030025206A1 (en) * 2001-07-31 2003-02-06 Ammar Derraa Boron-doped titanium nitride layer for high aspect ratio semiconductor devices
US6518610B2 (en) * 2001-02-20 2003-02-11 Micron Technology, Inc. Rhodium-rich oxygen barriers
US6541067B1 (en) * 1998-08-27 2003-04-01 Micron Technology, Inc. Solvated ruthenium precursors for direct liquid injection of ruthenium and ruthenium oxide and method of using same
US6576546B2 (en) * 1999-12-22 2003-06-10 Texas Instruments Incorporated Method of enhancing adhesion of a conductive barrier layer to an underlying conductive plug and contact for ferroelectric applications
US6740585B2 (en) * 2001-07-25 2004-05-25 Applied Materials, Inc. Barrier formation using novel sputter deposition method with PVD, CVD, or ALD
US6780753B2 (en) * 2002-05-31 2004-08-24 Applied Materials Inc. Airgap for semiconductor devices
US20040214392A1 (en) * 1998-10-14 2004-10-28 Toshihide Nabatame Semiconductor device and manufacturing method thereof
US6849122B1 (en) * 2001-01-19 2005-02-01 Novellus Systems, Inc. Thin layer metal chemical vapor deposition
US6946393B2 (en) * 1998-09-03 2005-09-20 Micron Technology, Inc. Small grain size, conformal aluminum interconnects and method for their formation
US6984591B1 (en) * 2000-04-20 2006-01-10 International Business Machines Corporation Precursor source mixtures
US20060009034A1 (en) * 2000-06-28 2006-01-12 Lai Ken K Methods for depositing tungsten layers employing atomic layer deposition techniques
US20060121733A1 (en) * 2004-10-26 2006-06-08 Kilpela Olli V Selective formation of metal layers in an integrated circuit
US20060128150A1 (en) * 2004-12-10 2006-06-15 Applied Materials, Inc. Ruthenium as an underlayer for tungsten film deposition
US20060220249A1 (en) * 2005-03-31 2006-10-05 Johnston Steven W Nobel metal barrier and seed layer for semiconductors
US20060261441A1 (en) * 2005-05-23 2006-11-23 Micron Technology, Inc. Process for forming a low carbon, low resistance metal film during the manufacture of a semiconductor device and systems including same

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5403620A (en) * 1992-10-13 1995-04-04 Regents Of The University Of California Catalysis in organometallic CVD of thin metal films
KR100320364B1 (en) * 1993-03-23 2002-04-22 가와사키 마이크로 엘렉트로닉스 가부시키가이샤 Metal wiring and its formation method
US6074943A (en) * 1997-04-16 2000-06-13 Texas Instruments Incorporated Sidewalls for guiding the via etch
US6182712B1 (en) * 1997-07-21 2001-02-06 Inhale Therapeutic Systems Power filling apparatus and methods for their use
US6162172A (en) * 1998-01-30 2000-12-19 Edwards Lifesciences Corporation Methods and apparatus for retracting tissue
US6286668B1 (en) * 1998-05-19 2001-09-11 Allen Moses Flat article carrying case and storage system utilizing the same
US6158610A (en) * 1999-02-22 2000-12-12 Kolvek; Scott Fenton Two component fluid draining pan
JP2000314348A (en) * 1999-05-06 2000-11-14 Nippon Walbro:Kk Rotary throttle valve type carbureter
WO2001024237A1 (en) * 1999-09-28 2001-04-05 Symetrix Corporation Integrated circuits with barrier layers and methods of fabricating same
JP2001308288A (en) * 2000-04-27 2001-11-02 Sharp Corp Semiconductor device manufacturing method and semiconductor device
JP3826672B2 (en) * 2000-05-12 2006-09-27 トヨタ自動車株式会社 Learning control device and method for fully closed position of accelerator
WO2002026191A2 (en) 2000-09-28 2002-04-04 Nanocyte Inc. Methods, compositions and devices utilizing stinging cells/capsules for delivering a therapeutic or a cosmetic agent into a tissue
US20060128160A1 (en) * 2004-12-10 2006-06-15 Yoo Woo S Photoresist strip using solvent vapor

Patent Citations (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5248636A (en) * 1987-07-16 1993-09-28 Texas Instruments Incorporated Processing method using both a remotely generated plasma and an in-situ plasma with UV irradiation
US5130172A (en) * 1988-10-21 1992-07-14 The Regents Of The University Of California Low temperature organometallic deposition of metals
US5372849A (en) * 1992-07-28 1994-12-13 Minnesota Mining And Manufacturing Company Chemical vapor deposition of iron, ruthenium, and osmium
US5392189A (en) * 1993-04-02 1995-02-21 Micron Semiconductor, Inc. Capacitor compatible with high dielectric constant materials having two independent insulative layers and the method for forming same
US6495427B2 (en) * 1993-04-02 2002-12-17 Micron Technology, Inc. Method for forming a capacitor compatible with high dielectric constant materials having two independent insulative layers
US5907789A (en) * 1994-01-19 1999-05-25 Sony Corporation Method of forming a contact-hole of a semiconductor element
US5668040A (en) * 1995-03-20 1997-09-16 Lg Semicon Co., Ltd. Method for forming a semiconductor device electrode which also serves as a diffusion barrier
US6515843B2 (en) * 1995-03-27 2003-02-04 Fujitsu Limited Semiconductor capacitive device
US6162712A (en) * 1995-06-30 2000-12-19 Advanced Technology Materials, Inc. Platinum source compositions for chemical vapor deposition of platinum
US5817175A (en) * 1995-07-25 1998-10-06 Micron Technology, Inc. Method of reducing carbon incorporation into films produced by chemical vapor deposition involving organometallic precursor compounds
US6313035B1 (en) * 1996-05-31 2001-11-06 Micron Technology, Inc. Chemical vapor deposition using organometallic precursors
US5856236A (en) * 1996-06-14 1999-01-05 Micron Technology, Inc. Method of depositing a smooth conformal aluminum film on a refractory metal nitride layer
US6391797B1 (en) * 1996-09-04 2002-05-21 Oki Electric Industry Co., Ltd. Method of manufacturing semiconductor device by sputtering dielectric forming materials while selectively heating growing layer
US6355492B1 (en) * 1997-01-22 2002-03-12 Sony Corporation Process for the manufacturing of oxide electrodes for ferroelectric capacitor
US20020043722A1 (en) * 1997-01-24 2002-04-18 Tetsuya Taguwa Semiconductor device and method of manufacturing the same
US6211034B1 (en) * 1997-04-14 2001-04-03 Texas Instruments Incorporated Metal patterning with adhesive hardmask layer
US6143191A (en) * 1997-11-10 2000-11-07 Advanced Technology Materials, Inc. Method for etch fabrication of iridium-based electrode structures
US20020088108A1 (en) * 1998-02-26 2002-07-11 Klaus Maldener Process for fixing a rotor winding
US6165834A (en) * 1998-05-07 2000-12-26 Micron Technology, Inc. Method of forming capacitors, method of processing dielectric layers, method of forming a DRAM cell
US6690055B1 (en) * 1998-08-26 2004-02-10 Micron Technology, Inc. Devices containing platinum-rhodium layers and methods
US6271131B1 (en) * 1998-08-26 2001-08-07 Micron Technology, Inc. Methods for forming rhodium-containing layers such as platinum-rhodium barrier layers
US6063705A (en) * 1998-08-27 2000-05-16 Micron Technology, Inc. Precursor chemistries for chemical vapor deposition of ruthenium and ruthenium oxide
US6197628B1 (en) * 1998-08-27 2001-03-06 Micron Technology, Inc. Ruthenium silicide diffusion barrier layers and methods of forming same
US6541067B1 (en) * 1998-08-27 2003-04-01 Micron Technology, Inc. Solvated ruthenium precursors for direct liquid injection of ruthenium and ruthenium oxide and method of using same
US6074945A (en) * 1998-08-27 2000-06-13 Micron Technology, Inc. Methods for preparing ruthenium metal films
US20010055869A1 (en) * 1998-09-03 2001-12-27 Micron Technology, Inc. Method for producing low carbon/oxygen conductive layers
US6323081B1 (en) * 1998-09-03 2001-11-27 Micron Technology, Inc. Diffusion barrier layers and methods of forming same
US6946393B2 (en) * 1998-09-03 2005-09-20 Micron Technology, Inc. Small grain size, conformal aluminum interconnects and method for their formation
US6284655B1 (en) * 1998-09-03 2001-09-04 Micron Technology, Inc. Method for producing low carbon/oxygen conductive layers
US20040214392A1 (en) * 1998-10-14 2004-10-28 Toshihide Nabatame Semiconductor device and manufacturing method thereof
US20010025976A1 (en) * 1998-10-16 2001-10-04 Lee Byoung-Taek Method for manufacturing a capacitor of a semiconductor device
US6358790B1 (en) * 1999-01-13 2002-03-19 Agere Systems Guardian Corp. Method of making a capacitor
US6294425B1 (en) * 1999-10-14 2001-09-25 Samsung Electronics Co., Ltd. Methods of forming integrated circuit capacitors by electroplating electrodes from seed layers
US6576546B2 (en) * 1999-12-22 2003-06-10 Texas Instruments Incorporated Method of enhancing adhesion of a conductive barrier layer to an underlying conductive plug and contact for ferroelectric applications
US6984591B1 (en) * 2000-04-20 2006-01-10 International Business Machines Corporation Precursor source mixtures
US6429127B1 (en) * 2000-06-08 2002-08-06 Micron Technology, Inc. Methods for forming rough ruthenium-containing layers and structures/methods using same
US20060009034A1 (en) * 2000-06-28 2006-01-12 Lai Ken K Methods for depositing tungsten layers employing atomic layer deposition techniques
US20020056839A1 (en) * 2000-11-11 2002-05-16 Pt Plus Co. Ltd. Method of crystallizing a silicon thin film and semiconductor device fabricated thereby
US20030052356A1 (en) * 2000-12-28 2003-03-20 Micron Technology, Inc. Platinum-rhodium stack as an oxygen barrier in an integrated circuit capacitor
US20020086108A1 (en) * 2000-12-28 2002-07-04 Haining Yang Platinum-rhodium stack as an oxygen barrier
US6492261B2 (en) * 2000-12-30 2002-12-10 Intel Corporation Focused ion beam metal deposition
US20040020434A1 (en) * 2000-12-30 2004-02-05 Ilan Gavish Focused ion beam deposition
US6849122B1 (en) * 2001-01-19 2005-02-01 Novellus Systems, Inc. Thin layer metal chemical vapor deposition
US20020098686A1 (en) * 2001-01-24 2002-07-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and fabrication process therefor
US6518610B2 (en) * 2001-02-20 2003-02-11 Micron Technology, Inc. Rhodium-rich oxygen barriers
US6740585B2 (en) * 2001-07-25 2004-05-25 Applied Materials, Inc. Barrier formation using novel sputter deposition method with PVD, CVD, or ALD
US20030025206A1 (en) * 2001-07-31 2003-02-06 Ammar Derraa Boron-doped titanium nitride layer for high aspect ratio semiconductor devices
US6780753B2 (en) * 2002-05-31 2004-08-24 Applied Materials Inc. Airgap for semiconductor devices
US20060121733A1 (en) * 2004-10-26 2006-06-08 Kilpela Olli V Selective formation of metal layers in an integrated circuit
US20060128150A1 (en) * 2004-12-10 2006-06-15 Applied Materials, Inc. Ruthenium as an underlayer for tungsten film deposition
US20060220249A1 (en) * 2005-03-31 2006-10-05 Johnston Steven W Nobel metal barrier and seed layer for semiconductors
US20060261441A1 (en) * 2005-05-23 2006-11-23 Micron Technology, Inc. Process for forming a low carbon, low resistance metal film during the manufacture of a semiconductor device and systems including same

Also Published As

Publication number Publication date
US20050032366A1 (en) 2005-02-10
WO2003017341A3 (en) 2004-02-19
WO2003017341B1 (en) 2004-04-15
DE60219635D1 (en) 2007-05-31
WO2003017341A2 (en) 2003-02-27
US20040161892A1 (en) 2004-08-19
ATE360260T1 (en) 2007-05-15
CN100521086C (en) 2009-07-29
US20030036210A1 (en) 2003-02-20
DE60219635T2 (en) 2007-12-20
KR20040030959A (en) 2004-04-09
EP1417701A2 (en) 2004-05-12
KR100632614B1 (en) 2006-10-09
KR100627503B1 (en) 2006-09-21
US20030036242A1 (en) 2003-02-20
AU2002327474A1 (en) 2003-03-03
US7354842B2 (en) 2008-04-08
KR20060031708A (en) 2006-04-12
US6924195B2 (en) 2005-08-02
TW559982B (en) 2003-11-01
EP1417701B1 (en) 2007-04-18
SG146440A1 (en) 2008-10-30
CN1543665A (en) 2004-11-03
JP2005526377A (en) 2005-09-02

Similar Documents

Publication Publication Date Title
KR100610303B1 (en) Rhodium rich oxygen barrier
US6846711B2 (en) Method of making a metal oxide capacitor, including a barrier film
US7157783B2 (en) Platinum stuffed with silicon oxide as a diffusion oxygen barrier for semiconductor devices
KR100264429B1 (en) Semiconductor device
US5856704A (en) Capacitor, integrated circuitry, diffusion barriers, and method for forming an electrically conductive diffusion barrier
US6656789B2 (en) Capacitor for highly-integrated semiconductor memory devices and a method for manufacturing the same
US20020060307A1 (en) Method and composition for selectively etching against cobalt silicide
US6673668B2 (en) Method of forming capacitor of a semiconductor memory device
US7354842B2 (en) Methods of forming conductive materials
US20020052101A1 (en) Field effect transistors and methods of forming a field effect transistor
JPH08167701A (en) Semiconductor structure
US20080061386A1 (en) Semiconductor device including a gate electrode having a polymetal structure
JP3156590B2 (en) Semiconductor device and manufacturing method thereof
US6432801B1 (en) Gate electrode in a semiconductor device and method for forming thereof
US6323098B1 (en) Manufacturing method of a semiconductor device
KR980012488A (en) Method for manufacturing capacitor with ferroelectric film
KR20040001882A (en) Method for forming ruthenium and method for fabricating capacitor using the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载