+

US20040084731A1 - Semiconductor device comprising buried channel region and method for manufacturing the same - Google Patents

Semiconductor device comprising buried channel region and method for manufacturing the same Download PDF

Info

Publication number
US20040084731A1
US20040084731A1 US10/602,066 US60206603A US2004084731A1 US 20040084731 A1 US20040084731 A1 US 20040084731A1 US 60206603 A US60206603 A US 60206603A US 2004084731 A1 US2004084731 A1 US 2004084731A1
Authority
US
United States
Prior art keywords
insulating film
gate
semiconductor substrate
side wall
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/602,066
Inventor
Satoshi Matsuda
Atsushi Azuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US10/602,066 priority Critical patent/US20040084731A1/en
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AZUMA, ATSUSHI, MATSUDA, SATOSHI
Publication of US20040084731A1 publication Critical patent/US20040084731A1/en
Priority to US11/727,735 priority patent/US7288470B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0217—Manufacture or treatment of FETs having insulated gates [IGFET] forming self-aligned punch-through stoppers or threshold implants under gate regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/637—Lateral IGFETs having no inversion channels, e.g. buried channel lateral IGFETs, normally-on lateral IGFETs or depletion-mode lateral IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351—Substrate regions of field-effect devices
    • H10D62/357—Substrate regions of field-effect devices of FETs
    • H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
    • H10D62/371—Inactive supplementary semiconductor regions, e.g. for preventing punch-through, improving capacity effect or leakage current
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/514—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
    • H10D64/516—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers the thicknesses being non-uniform
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
    • H10D64/518—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their lengths or sectional shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28079—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a single metal, e.g. Ta, W, Mo, Al
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/665—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of elemental metal contacting the insulator, e.g. tungsten or molybdenum

Definitions

  • the present invention relates to a semiconductor device and a method for manufacturing the same, particularly, to a gate electrode structure of a damascene gate transistor prepared by forming a gate electrode groove in an insulating film, followed by burying a gate electrode in the groove and a method for manufacturing the particular gate electrode structure.
  • a transistor using a metallic material for forming the gate electrode is considered hopeful as a next-generation transistor because this type of transistor is free from deteriorations caused by, for example, a voltage drop derived from the depletion of the gate or the gate resistance, like a transistor using polycrystalline silicon (polysilicon) for forming the gate electrode.
  • a metallic material such as W, Al or Cu is incapable of withstanding a high temperature heat treatment. Therefore, the activation temperature for forming the source-drain regions after the processing of the gate electrode should not affect the gate electrode, although the gate electrode is affected by the activation temperature noted above in usual transistor forming processes.
  • a damascene metal gate or replacement gate transistor As a means for preventing the gate electrode from being affected by the activation temperature in question, a damascene metal gate or replacement gate transistor has attracted attention as described in, for example, “International Electron Devices Meeting Technical Digest, 1998, pp. 777-780, pp. 785-788”.
  • the damascene gate or replacement gate transistor is prepared as follows. In the first step, a dummy gate is formed, followed by implanting impurity ions with the dummy gate used as a mask. Then, the implanted impurity is activated so as to form source-drain regions. Further, after removal of the dummy gate, ion implantation is performed for forming a channel region, followed by forming again a gate insulating film and subsequently burying a metal electrode.
  • an impurity having a conductivity type opposite that of the impurity used for the adjustment of the threshold value of a surface channel type transistor is implanted in the buried channel type transistor, with the result that a punch-through tends to take place between the source and drain regions, which deteriorates the short channel characteristics.
  • the impurity concentration is rendered high in the channel portion if the channel is long, compared with a short channel, as shown in FIGS. 19B and 19C, so as to make it possible to sufficiently suppress the punch-through between the source and drain regions.
  • a junction is formed between the source-drain regions having a high impurity concentration and the region of a high impurity concentration in the halo structure, giving rise to the problems that the junction capacitance between the source-drain regions and the semiconductor substrate, and that the junction leak current is increased.
  • a transistor which with a metal gate is considered hopeful as a next generation transistor.
  • the activation temperature for forming the source-drain regions after the processing of the gate electrode should not affect the gate electrode, although the gate electrode is affected by the activation temperature noted above in the ordinary process for forming a transistor.
  • a semiconductor device comprising a semiconductor substrate; a pair of first diffusion layers formed within the semiconductor substrate; a gate insulating film formed on that portion of the semiconductor substrate which is positioned between the paired diffusion layers; a gate electrode including a first gate portion formed on the gate insulating film and a second gate portion formed on the first gate portion, a first width in a channel direction of the first gate portion being substantially equal to a width in the channel direction of the gate insulating film, and a second width in the channel direction of the second gate portion being larger than the first width; a gate side wall insulating film including a first side wall portion formed on a side surface of the first gate portion and on a side surface of the gate insulating film and a second side wall portion formed on a side surface of the second gate portion; and a second diffusion layer formed apart from the first diffusion layers within that portion of the semiconductor substrate which is positioned below the gate insulating film.
  • a semiconductor device comprising a semiconductor substrate; a pair of first diffusion layers formed within the semiconductor substrate; a gate insulating film including a first insulating film portion formed on that portion of the semiconductor substrate which is positioned between the first diffusion layers and a second insulating film portion positioned on both edges of the first insulating film portion, a thickness of the second insulating film portion being larger than a thickness of the first insulating film portion; a gate electrode formed on the gate insulating film; a gate side wall insulating film formed on a side surface of the gate electrode and on a side surface of the second insulating film portion; and a second diffusion layer formed apart from the first diffusion layers within that portion of the semiconductor substrate which is positioned below the first insulating film portion.
  • a method of manufacturing a semiconductor device comprising forming a first material layer on a semiconductor substrate; forming a second material layer comprising a first width on the first material layer; partly removing the first material layer to leave the first material layer comprising a second width smaller than the first width below the second material layer; introducing an impurity into the semiconductor substrate with the second material layer used as a mask to form an extension region; forming a gate side wall insulating film on a side surfaces of the first and second material layers, the gate side wall insulating film including a first side wall portion formed on the side surface of the first material layer and a second side wall portion formed on the side wall of the second material layer; introducing an impurity into the semiconductor substrate with the gate side wall insulating film and the second material layer used as a mask to form source and drain regions; forming an interlayer insulating film on the semiconductor substrate, on the second material layer and on the gate side wall insulating film, followed by removing
  • a method of manufacturing a semiconductor device comprising forming a gate insulating film on a semiconductor substrate; forming a second material layer comprising a predetermined shape on the gate insulating film; thermally oxidizing the second material layer and the semiconductor substrate to form a first insulating film on an upper surface and a side surface of the second material layer and to increase a thickness in a portion of the gate insulating film; partly removing the first insulating film and the gate insulating film to form a first gate side wall insulating film on the side surface of the second material layer and to form a second insulating film portion of the gate insulating film positioned below both edges of the second material layer comprising a thickness larger than a thickness of the first insulating film portion of the gate insulating film below a central portion of the second material layer; introducing an impurity into the semiconductor substrate with the second material layer and the first gate side wall insulating film used as a mask to form an
  • FIG. 1 is a cross sectional view showing the construction of a semiconductor device according to a first embodiment of the present invention
  • FIGS. 2A, 2B, 2 C, 2 D, 3 A, 3 B, 4 A, 4 B, 4 C, 5 A and 5 B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the first embodiment of the present invention
  • FIG. 6 is a cross sectional view showing the construction of a semiconductor device according to a second embodiment of the present invention.
  • FIGS. 7A, 7B, 7 C, 8 A, 8 B, 8 C, 9 A, 9 B, 10 A and 10 B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the second embodiment of the present invention.
  • FIG. 11A is a cross sectional view showing the construction of a conventional semiconductor substrate, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention
  • FIG. 11B is a cross sectional view showing the construction of a semiconductor substrate used in each of the first and second embodiments of the present invention, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention;
  • FIG. 12A is a cross sectional view showing the construction of a conventional semiconductor substrate, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention
  • FIG. 12B is a cross sectional view showing the construction of a semiconductor substrate used in each of the first and second embodiments of the present invention, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention;
  • FIGS. 13A, 13B and 13 C are cross sectional views showing the construction of a semiconductor substrate used in each of the prior art and the first and second embodiments of the present invention, which are used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention;
  • FIG. 14 is a cross sectional view showing the construction of a semiconductor device according to a third embodiment of the present invention.
  • FIGS. 15A, 15B, 15 C, 16 A, 16 B, 16 C, 17 A, 17 B, 17 C, 18 A and 18 B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the third embodiment of the present invention.
  • FIGS. 19A, 19B and 19 C are cross sectional views each showing the construction of a semiconductor substrate, which is used for describing the construction of a conventional semiconductor device.
  • Embodiments of the present invention is directed to a damascene gate transistor in which a gate electrode groove is formed in an insulating film and a gate electrode is buried in the gate electrode groove thus formed.
  • the surface of a silicon substrate in which is formed a channel is oxidized so as to form a dummy gate made of, for example, polysilicon, followed by subjecting the silicon oxide film right under the dummy gate to a side etching.
  • a side wall insulating film made of, for example, silicon nitride (SiN) is buried in the groove formed by the side etching so as to form a projecting portion of the side wall insulating film projecting into a region below the gate electrode.
  • the dummy gate and the oxide film below the dummy gate are removed in a manner to leave the side wall insulating film unremoved, followed by performing an impurity doping for adjusting the threshold value.
  • an impurity doping for forming a punch-through stopper region is carried out together with the impurity doping for adjusting the threshold value in a self-aligned fashion in a region right under the extension region. As a result, it is possible to suppress the elevation of the threshold value caused by the channel stopper while effectively suppressing the short channel effect.
  • FIG. 1 is a cross sectional view showing the construction of a semiconductor device according to the first embodiment of the present invention.
  • FIGS. 2A to 2 D, 3 A, 3 B, 4 A to 4 C, 5 A and 5 B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the first embodiment of the present invention.
  • a semiconductor substrate 1 made of, for example, silicon is divided by an element isolating region 2 such as an STI (Shallow Trench Isolation) so as to form element regions.
  • the semiconductor substrate 1 is, for example, P-type.
  • a MOSFET of, for example, an N-type is formed in the element region.
  • source-drain regions 3 of, for example, an N-type are formed apart from each other in a surface region of the element region formed in the semiconductor substrate 1 .
  • the structure including these N-type source-drain regions 3 and the N-type extension region 6 is called aherein later an SDE region (Source-Drain-Extension).
  • a gate insulating film 5 made of, for example, a thermal oxide film of silicon is formed between the source and drain regions 3 in a manner to cover the surface of the semiconductor substrate 1 .
  • a buried channel region 4 that is not in contact with the extension regions 6 is formed below the gate insulating film 5 so as to be positioned between the extension regions 6 .
  • a gate electrode 7 made of a metal such as W, Al, Cu, or TiN (titanium nitride) or an alloy is formed on the gate insulating film 5 .
  • Side wall insulating films 8 each formed of, for example, a silicon nitride film are formed on both side surfaces of the gate electrode 7 .
  • the width of the gate electrode 7 which is called a gate length when it comes to the construction of a transistor, is made larger than the width of the gate insulating film 5 .
  • the gate insulating film 5 is arranged substantially in the center of the gate electrode 7 .
  • the gate insulating film 5 overlaps the gate electrode 7 , a clearance in which the gate insulating film is not present is formed between the gate electrode 7 and the surface of the semiconductor substrate 1 , and a projecting portion 8 ′ of the side wall insulating film 8 is loaded in the clearance noted above.
  • the side wall insulating film 8 projects into the clearance in question so as to form the projecting portion 8 ′.
  • the thickness of the projecting portion 8 ′ is larger than that of the gate insulating film 5 .
  • Both side regions on the bottom surface of the gate electrode 7 are formed on the projecting portion 8 ′.
  • the projecting portion 8 ′ is generally called a terrace type spacer.
  • an interlayer insulating film 9 formed of, for example, a silicon oxide film is formed by, for example, a CVD method on the surface of the semiconductor substrate 1 .
  • the interlayer insulating film 9 is formed to expose the surface of the gate electrode 7 and to bury the periphery of the gate electrode 7 .
  • an interlayer insulating film 10 such as a silicon oxide film is formed on the interlayer insulating film 9 and on the exposed surface of the gate electrode 7 .
  • Connection wirings 11 and 11 ′ electrically connected to the source-drain regions 3 are formed to extend through the interlayer insulating films 9 and 10 .
  • Each of these connection wirings 11 and 11 ′ is formed of, for example, tungsten. The connecting portions of these connection wirings 11 , 11 ′ are exposed to the outside from the surface of the interlayer insulating film 10 .
  • the semiconductor device comprises the projecting portion 8 ′ of the side wall insulating film 8 , which projects into the inner region relative to the side surface of the gate electrode 7 , with the result that a region that is unlikely to be inverted is formed between the buried channel region 4 and the extension region 6 . It follows that it is possible to suppress punch-through even if the channel length is decreased. In other words, the first embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure the reliability of the gate edge.
  • the element separating region 2 consisting of a silicon oxide film is formed on the semiconductor substrate 1 , followed by forming an insulating film 12 such as a silicon oxide film, as shown in FIG. 2A.
  • an insulating film 12 such as a silicon oxide film
  • the thickness of the insulating film 12 which determines the height of the terrace type spacer (projecting portion) 8 ′ described herein later, to be larger than that of the gate insulating film 5 and to be large enough to ensure sufficiently the difference in depth of the impurities doped by ion implantation.
  • the insulating film 12 is desirable for the insulating film 12 to be formed of a silicon thermal oxide film having a thickness falling within a range of, for example, between 5 nm and 30 nm.
  • the insulating film 12 can be formed of a material that permits ensuring a suitable etching selectivity ratio between the material for forming a gate dummy pattern 14 referred to herein later and the semiconductor substrate in forming a side etching groove 15 in the subsequent step.
  • a silicon nitride (SiN) film for forming the insulating film 12 .
  • a material for forming the gate dummy pattern 14 e.g., a polysilicon film 13 , is deposited in a thickness of about 200 nm on the element separating region 2 and the insulating film 12 , as shown in FIG. 2B. It is possible for the polysilicon film 13 to be replaced by a film of a material that permits ensuring a suitable etching selectivity ratio relative to the material of the neighboring member in the subsequent step of forming a groove 16 for burying the gate.
  • the polysilicon film 13 is selectively removed by, for example, a photoresist process or a RIE (Reactive Ion Etching) process so as to form the gate dummy pattern 14 , as shown in FIG. 2C.
  • a photoresist process or a RIE (Reactive Ion Etching) process so as to form the gate dummy pattern 14 , as shown in FIG. 2C.
  • RIE Reactive Ion Etching
  • the insulating film 12 is etched so as to form a side etching groove 15 right under the gate dummy pattern 14 , as shown in FIG. 2D.
  • the insulating film 12 is formed of silicon oxide
  • an isotropic etching which permits etching in the lateral direction, too, is performed by using an oxide film etching solution such as a hydrofluoric acid. It is possible to easily control the length in the lateral direction of the side etching groove 15 by adjusting the etching time of the insulating film 12 .
  • an impurity for forming the extension region 6 such as phosphorus or arsenic (in the case of an N-type MOSFET) is introduced into the surface region of the semiconductor substrate 1 by means of ion implantation, so as to form the extension regions 6 , as shown in FIG. 3A.
  • an oxide film having a thickness not so large as to bury the side etching groove 15 as a screening oxide film for ion implantation.
  • the side etching groove 15 has a height of 10 nm, it is possible to form a screening oxide film having a thickness of about 2 nm.
  • the side wall insulating films 8 are formed on the side surfaces of the gate dummy pattern 14 and within the side etching groove 15 , as shown in FIG. 3B. It is appropriate to use a film capable of filling the side etching groove 15 , e.g., a silicon nitride film (SiN film) formed by an LPCVD method, which is satisfactory in the step coverage, as the side wall insulating film 8 .
  • a film capable of filling the side etching groove 15 e.g., a silicon nitride film (SiN film) formed by an LPCVD method, which is satisfactory in the step coverage, as the side wall insulating film 8 .
  • a silicon nitride film or the like on the entire surface, followed by etching back the silicon nitride film by RIE (Reactive Ion Etching) so as to form the side wall insulating film 8 to the side of the gate dummy pattern 14 .
  • the silicon nitride film enters the side etching groove 15 so as to form the projecting portion 8 ′, or a terrace type spacer, of the side wall insulating film 8 .
  • an impurity such as phosphorus or arsenic (in the case of an N-type MOSFET) is introduced by means of ion implantation into the semiconductor substrate 1 with the gate dummy pattern 14 and the side wall insulating film 8 used as a mask, followed by performing activation under high temperatures so as to form the source-drain regions 3 , as shown in FIG. 4A.
  • an interlayer insulating film 9 such as a silicon oxide film is deposited on the entire surface, followed by planarizing the surface of the interlayer insulating film 9 by, for example, CMP (Chemical Mechanical Polishing) so as to expose the surface of the gate dummy pattern 14 to the outside, as shown in FIG. 4B.
  • CMP Chemical Mechanical Polishing
  • the gate dummy pattern 14 is selectively removed so as to form a groove 16 for burying a gate, as shown in FIG. 4C.
  • the gate dummy pattern 14 is formed of polysilicon
  • CDE Chemical Dry Etching
  • CF 4 etching gas
  • HNO 3 a mixed acid consisting of hydrofluoric acid and HNO 3
  • the mixed acid it is possible to control appropriately the selectivity ratio of the oxide film and polysilicon by controlling the ratio of hydrofluoric acid.
  • the insulating film 12 formed first is removed, followed by forming the terrace type spacer 8 ′. In this case, it is possible to remove the insulating film 12 by the treatment with hydrofluoric acid, if the side wall insulating film 8 is formed of a silicon nitride film.
  • an impurity for forming the channel region such as phosphorus or arsenic (in the case of an N-type MOSFET) is introduced by means of ion implantation into the surface region of the semiconductor substrate 1 so as to form a buried channel region 4 , as shown in FIG. 5A.
  • this step it is possible to dope the impurity in only the semiconductor substrate 1 alone present in a specified region within the groove 16 for burying the gate by controlling the accelerating energy for ion implantation.
  • the impurity for the punch-through stopper is introduced deep and the impurity for forming the buried channel region is introduced shallow by ion implantation.
  • a gate insulating film 5 and a gate electrode 7 are formed within the groove 16 for burying the gate, as shown in FIG. 5B.
  • the gate oxide film 5 is formed shallower than the terrace type spacer 8 ′.
  • the gate insulating film 5 is formed to a thickness suitable for maintaining the step of the terrace type spacer 8 ′.
  • a laminate structure consisting of a TiN layer and a W layer is formed, followed by planarizing the surface of the laminate structure by, for example, CMP so as to form the gate electrode 7 . It is also possible to perform the doping of an impurity by using polysilicon as a material of the gate electrode.
  • an insulating film 10 is superposed on the insulating film 9 , followed by forming contact holes extending through the insulating films 10 and 9 so as to form the connection wires 11 , 11 ′ connected to the source-drain regions 3 , as shown in FIG. 1.
  • the side wall insulating film 8 such as a silicon nitride film is buried in the sided etching groove 15 so as to form the projecting portion 8 ′ of the side wall insulating film 8 extending into a region below the gate dummy pattern 14 , followed by removing the gate dummy pattern 14 and the oxide film 12 positioned below the gate dummy pattern 14 . Further, the side wall insulating film 8 is left unremoved, and the impurity doping for controlling the threshold value is performed. As a result, it is possible to improve the short channel characteristics such that the punch-through is rendered difficult even if the channel length is decreased so as to ensure the reliability of the gate edge.
  • FIG. 6 is a cross sectional view showing the construction of the semiconductor device according to the second embodiment of the present invention.
  • FIGS. 7A to 7 C, 8 A to 8 C, 9 A, 9 B, 10 A and 10 B are cross sectional views collectively showing the method of manufacturing the semiconductor device according to the second embodiment of the present invention.
  • an element region separated by an element separating region 102 such as an STI is formed in, for example, a P-type semiconductor substrate 201 consisting of, for example, silicon.
  • N-type source-drain regions 203 having N-type extension regions 206 formed in those portions of the source-drain regions 203 which are positioned to face each other (SDE region) are formed apart from each other in the surface region of the element region included in the semiconductor substrate 201 .
  • a gate insulating film 205 consisting of, for example, a thermal oxide film of silicon is formed to cover the surface of that portion of the semiconductor substrate 201 which is positioned between the source-drain regions 203 .
  • a buried channel region 204 which is not in contact with the extension regions 206 , is formed between the extension regions 206 below the gate insulating film 205 .
  • a gate electrode 207 made of a metal such as W, Al, Cu or TiN or an alloy is formed on the gate insulating film 205 .
  • Side wall insulating films 208 are formed on both side surfaces of the gate electrode 207 .
  • the side wall insulating film 208 includes a first portion 215 in contact with the gate electrode 207 , a second portion 217 covering the outer surface of the first portion 215 , and a projecting portion 208 ′ positioned right under the gate electrode 207 and formed in the both side regions of the gate insulating film 205 .
  • the projecting portion 208 ′ which is formed by heating the gate insulating film 205 , is formed thicker than the gate insulating film 205 .
  • the width (gate length) of the gate electrode 207 is larger than the width of the gate insulating film 205 excluding the projecting portion 208 ′.
  • the gate insulating film 205 is arranged substantially in the center of the gate electrode 207 such that, when the gate insulating film 205 overlaps with the gate electrode 207 , the projecting portions 208 ′ are formed between the both side portions of the gate electrode 207 and the surface of the semiconductor substrate 201 . In other words, both side regions on the bottom surface of the gate electrode 207 are formed on the projecting portion 208 ′.
  • the projecting portion 208 ′ is generally called a terrace type spacer.
  • An interlayer insulating film 209 such as a silicon oxide film is formed by, for example, a CVD method on the semiconductor substrate 201 .
  • the interlayer insulating film 209 is formed to expose the surface of the gate electrode 207 to the outside and to bury the periphery of the gate electrode 207 .
  • an interlayer insulating film 210 such as a silicon oxide film is formed to cover the surface of the interlayer insulating film 209 and the exposed surface of the gate electrode 207 .
  • connection wirings 211 , 211 ′ electrically connected to the source-drain regions 203 are formed to extend through the interlayer insulating films 209 and 210 .
  • Each of these connection wirings 211 and 211 ′ is formed of, for example, tungsten, and the connecting portions of these connection wirings 211 , 211 ′ are exposed to the outside from the surface of the interlayer insulating film 210 .
  • the semiconductor device includes the first portion 215 of the side wall insulating film 208 formed on the side surface of the gate electrode 207 and the projecting portion 208 ′ formed on both side regions of the gate insulating film 205 so as to form a region that is unlikely to be inverted between the buried channel region 204 and the extension region 206 .
  • punch-through is rendered difficult even if the channel length is decreased. It follows that the second embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure the reliability of the gate edge.
  • an element separating region 202 such as an STI is formed on the semiconductor substrate 201 , followed by forming a gate insulating film 205 such as a silicon oxide film in the element region, as shown in FIG. 7A.
  • the material of the gate dummy pattern 214 such as polysilicon is deposited to a thickness of about 200 nm to form the film 213 on the gate insulating film 205 and the element separating region 202 .
  • the polysilicon film 213 is patterned through a photoresist forming step, RIE step, etc. so as to form a gate dummy pattern 214 , as shown in FIG. 7B. Further, the surfaces of the semiconductor substrate 201 and the gate dummy pattern 214 are thermally oxidized so as to form a post-oxide film 215 on the surface of the gate dummy pattern 214 , as shown in FIG. 7C. In this step, a bird's beak region is formed in the edge portion on the bottom surface of the gate dummy pattern 214 so as to form a terrace type spacer (projecting portion) 208 .
  • RIE is applied to the post-oxide film 215 so as to have the side surface of the gate dummy pattern 214 and the portion of the terrace type spacer 208 ′ left unremoved, as shown in FIG. 8A.
  • an N-type impurity such as phosphorus or arsenic is introduced in the case of an N-type MOSFET into the semiconductor substrate 201 by means of ion implantation with the gate dummy pattern 214 used as a mask so as to form extension regions 206 .
  • an insulating film 217 such as a silicon nitride film (SiN film) is formed on the side surface of the post-oxide film 215 in the gate dummy pattern 214 .
  • a side wall insulating film 208 consisting of the post-oxide film 215 , the insulating film 217 and the projecting portion 208 ′.
  • the insulating film 217 is formed as follows. Specifically, a silicon nitride film or the like is formed on the entire surface of the substrate, followed by etching back the silicon nitride film by RIE so as to form the side wall structure to the side of the post-oxide film 215 .
  • an N-type impurity such as phosphorus or arsenic is introduced by means of ion implantation in the case of an N-type MOSFET with the gate dummy pattern 214 and the side wall insulating film 208 used as a mask, followed by applying an activation treatment under high temperatures so as to form source-drain regions 203 connected to the extension regions 206 , as shown in FIG. 8C.
  • an interlayer insulating film 209 such as a silicon oxide film is deposited, followed by planarizing the surface of the interlayer insulating film by, for example, CMP so as to expose the surface of the gate dummy pattern 214 , as shown in FIG. 9A.
  • the gate dummy pattern 214 is selectively removed by etching so as to form a groove 216 for burying a gate, as shown in FIG. 9B.
  • an N-type impurity such as arsenic or phosphorus is introduced by means of ion implantation so as to form a buried channel region 204 , as shown in FIG. 10A.
  • a gate electrode 207 is formed on the gate insulating film 205 within the groove 216 for burying the gate, as shown in FIG. 10B.
  • the oxide film 205 formed below the gate dummy pattern 214 is used as the gate insulating film 205 as in this second embodiment.
  • the gate electrode 207 is formed by forming a laminate structure consisting of a TiN layer and a W layer, followed by planarizing the surface of the laminate structure by, for example, CMP. It is also possible to perform an impurity doping by the same process by using polysilicon as a material of the gate electrode.
  • an insulating film 210 is superposed on the insulating film 209 , followed by forming the connection wirings 211 and 211 ′ connected to the source-drain regions 203 by forming contact holes extending through the insulating films 209 and 210 so as to obtain a desired transistor as shown in FIG. 6.
  • the thermal oxide film 215 is formed on the side surface of the gate electrode 207 , and the projecting portions 208 ′ are formed on both side regions of the gate insulating film 205 .
  • formed is a region that is unlikely to be inverted between the buried channel region 204 and the extension region 206 . It follows that punch-through is unlikely to take place even if the channel length is decreased. In this fashion, the second embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure the reliability of the gate edge.
  • the gate insulating film 205 is formed of an oxide film, it is possible to increase appropriately the thickness of the edge portion (projecting portion 208 ′) of the gate insulating film 205 so as to make it possible to expect improvements in the gate breakdown voltage and the reliability.
  • FIGS. 11 to 13 are cross sectional views of semiconductor substrates used in the prior art and the first and second embodiments of the present invention for describing the functions and effects produced by the first and second embodiments of the present invention.
  • the functions and effects of the present invention will now be described in comparison with the prior art with the semiconductor device according to the first embodiment of the present invention taken as an example.
  • the counter ion implantation region (buried channel region 4 ) is in contact with the extension region 6 .
  • the impurity regions of the same conductivity type are joined to each other, with the result that punch-through tends to take place easily.
  • the thick terrace type spacer 8 ′ projects portion of the side wall insulating film
  • the groove 16 for performing channel ion implantation as shown in FIG. 11B (corresponding to the semiconductor device shown in FIG. 1). It follows that it is possible to form the counter ion implantation region (buried channel region 4 ), apart from the extension region 6 . Because of this particular construction, a region that is unlikely to be inverted is formed between the buried channel region 4 and the extension region 6 , with the result that punch-through is unlikely to take place even if the channel length is decreased.
  • an overlapping capacitance C 1 is increased in the overlapping portion between the diffusion portion of the extension region 6 in the lateral direction into a region below the gate electrode 7 and the gate electrode 7 .
  • the impurity region is generated between the case where the terrace type spacer 8 ′ is thin and the case where the terrace type spacer 8 ′ is thick even if ion implantation of the same energy is carried out.
  • the impurity is doped in the semiconductor substrate 1 below the terrace type spacer 8 ′, as shown in FIG. 13A.
  • the terrace type spacer 8 ′ is thick, an impurity 17 is shielded by the terrace type spacer 8 ′ so as to prevent the impurity 17 from being doped in the semiconductor substrate 1 below the terrace type spacer 8 ′, as shown in FIG. 13B.
  • the thickness of the terrace type spacer (projecting portion) 8 ′ is set at, for example, 10 nm in the step of introducing a channel impurity 17 ′ for the buried channel region of an n-MOS transistor by means of ion implantation.
  • a stopper impurity (e.g., boron) 17 for forming the punch-through stopper region is introduced by means of ion implantation under an accelerating energy of 20 KeV.
  • the stopper impurity 17 is formed shallow below the terrace type spacer 8 ′ and is formed deep below the channel region on which the terrace type spacer 8 ′ is not formed, as shown in FIG. 13C.
  • the impurity 17 ′ does not enter the semiconductor substrate 1 below the terrace type spacer 8 ′, and the impurity distribution including the impurity 17 ′ is formed in the channel region on which the terrace type spacer 8 ′ is not formed, as shown in FIG. 13C.
  • the particular construction i.e., in the construction including the buried channel region 4 shown in FIG.
  • FIG. 14 is a cross sectional view showing the construction of the semiconductor device according to the third embodiment of the present invention.
  • FIGS. 15A to 15 C, 16 A to 16 C, 17 A to 17 C, 18 A and 18 B are cross sectional views collectively showing the method of manufacturing the semiconductor device according to the third embodiment of the present invention.
  • an element region separated by an element separating region 402 such as an STI is formed in, for example, a P-type semiconductor substrate 401 consisting of, for example, silicon.
  • N-type source-drain regions 403 having N-type extension regions 406 formed in those portions of the source-drain regions 403 which are positioned to face each other (SDE region) are formed apart from each other in the surface region of the element region included in the semiconductor substrate 401 .
  • a gate insulating film 405 consisting of, for example, a thermal oxide film of silicon is formed to cover the surface of that portion of the semiconductor substrate 401 which is positioned between the source-drain regions 403 .
  • a gate electrode 407 made of a metal such as W, Al, Cu or TiN or an alloy is formed on the gate insulating film 405 .
  • Side wall insulating films 408 are formed on both surfaces of the gate electrode 407 .
  • the width (gate length) of the gate electrode 407 is larger than the width of the gate insulating film 405 .
  • the gate insulating film 405 is arranged substantially in the center of the gate electrode 407 so as to allow the gate insulating film 405 and the gate electrode 407 to overlap each other, a clearance in which the gate insulating film is not present is formed between the gate electrode 407 and the semiconductor substrate 401 .
  • a projecting portion 408 ′ projecting from the side wall insulating film 408 is loaded in the clearance noted above.
  • the projecting portion 408 ′ is formed thicker than the gate insulating film. Further, both side edge regions on the bottom surface of the gate electrode 407 are positioned on the projecting portion 408 ′.
  • the projecting portion 408 ′ of this particular construction is called a terrace type spacer.
  • a buried channel region 404 is formed below the gate insulating film 405 between the extension regions 406 .
  • the buried channel region 404 is not in contact with either the extension region 406 or the gate insulating film 405 .
  • a punch-through stopper region 404 ′ is formed below the buried channel region 404 . It should be noted that, in the punch-through stopper region 404 ′, the peak concentration in a first portion 404 ′ a , positioned below the projecting portion 408 ′, is lower than the peak concentration in a second portion 404 ′ b positioned below the buried channel region 404 .
  • an interlayer insulating film 409 such as a silicon oxide film is formed on the semiconductor substrate 401 by, for example, a CVD method.
  • the interlayer insulating film 409 exposes the surface of the gate electrode 407 and buries the periphery of the gate electrode 407 .
  • an interlayer insulating film 410 such as a silicon oxide film is formed to cover the surface of the interlayer insulating film 409 and the exposed surface of the gate electrode 407 .
  • connection wirings 411 and 411 ′ electrically connected to the source-drain regions 403 are formed to extend through the interlayer insulating films 409 and 410 .
  • Each of these connection wirings 411 and 411 ′ is formed of, for example, tungsten.
  • the connecting portions of these connection wirings 411 , 411 ′ are exposed to the surface of the interlayer insulating film 410 .
  • the semiconductor device according to the third embodiment of the present invention described above includes the projecting portion 408 ′ of the side wall insulating film 408 projecting inward relative to the side surface of the gate electrode 407 , with the result that a region that is unlikely to be inverted is formed between the buried channel region 404 and the extension region 406 . It follows that punch-through is unlikely to take place even if the channel length is decreased. In other words, the third embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure a reliability of the gate edge.
  • the punch-through stopper region 404 ′ is formed in a self-aligned fashion right under the extension region 406 so as to make it possible to control the elevation of the threshold value owing to the channel stopper while effectively suppressing the short channel effect.
  • FIGS. 15A to 15 C, 16 A to 16 C, 17 A to 17 C, 18 A and 18 B A method of manufacturing a semiconductor device according to the third embodiment of the present invention will now be described with reference to FIGS. 15A to 15 C, 16 A to 16 C, 17 A to 17 C, 18 A and 18 B.
  • an element separating region 402 such as an STI is formed on the semiconductor substrate 401 , followed by forming an insulating film 412 such as a silicon oxide film in the element region, as shown in FIG. 15A.
  • the thickness of the insulating film 412 which determines the height of a terrace type spacer (projecting portion) 408 ′ referred to herein later, to be larger than that of the gate insulating film and to be large enough to ensure sufficiently the difference in the depth of the impurity doped in ion implantation step.
  • the insulating film 412 is desirable for the insulating film 412 to be formed of a silicon thermal oxide film having a thickness of, for example, between 5 nm and 30 nm.
  • the insulating film 412 it suffices for the insulating film 412 to be capable of ensuring an etching selectivity ratio between the material of a gate dummy pattern 414 referred to herein later and the semiconductor substrate in the subsequent step of forming a side etching groove 415 .
  • a silicon nitride film SiN film
  • a material used for forming the gate dummy pattern 414 e.g., a polysilicon film 413
  • a thickness of about 200 nm on the element separating region 402 and the insulating film 412 is deposited to a thickness of about 200 nm on the element separating region 402 and the insulating film 412 , as shown in FIG. 15B.
  • a film of a material capable of ensuring an etching selectivity ratio relative to the material of the neighboring member in the subsequent step of forming a groove 416 for burying the gate.
  • the polysilicon film 413 is selectively removed by, for example, a photoresist process or a RIE process so as to form the gate dummy pattern 414 , as shown in FIG. 15C.
  • a photoresist process or a RIE process so as to form the gate dummy pattern 414 , as shown in FIG. 15C.
  • the insulating film 412 is etched so as to form a side etching groove 415 right under the gate dummy pattern 414 as shown in FIG. 16A.
  • the insulating film 412 is formed of silicon oxide
  • the insulating film 412 is subjected to an isotropic etching, which also permits the etching in the lateral direction, using an oxide film etching solution such as hydrofluoric acid. It is possible to control easily the length in the lateral direction of the side etching groove 415 by adjusting the etching time of the insulating film 412 .
  • an impurity such as phosphorus or arsenic for forming an extension region 406 (in the case of an N-type MOSFET) is introduced into the semiconductor substrate 401 by means of ion implantation with the gate dummy pattern 414 used as a mask so as to form extension regions 406 .
  • an oxide film having such a thickness as not to bury the side etching groove 415 as a screening oxide film for ion implantation.
  • the side etching groove 415 has a height of 10 nm, it is possible to form an oxide film having a thickness of about 2 nm.
  • a side wall insulating film 408 is formed on each of the gate dummy pattern 414 and within the side etching groove 415 as shown in FIG. 16C. It is desirable for the side wall insulating film 408 to be formed of a material that can be used for filling the side etching groove 415 , e.g., a silicon nitride film (SiN film) formed by an LPCVD method, which is satisfactory in the step coverage. It suffices to form the side wall insulating film 408 sideward of the gate dummy pattern 414 by depositing, for example, a silicon nitride film on the entire surface, followed by etching back the silicon nitride film thus formed. In this step, the silicon nitride film extends to enter the side etching groove 415 so as to form a projecting portion (terrace type spacer) 408 ′ of the side wall insulating film 408 .
  • a projecting portion terrace type spacer
  • an impurity such as phosphorus or arsenic is introduced into the semiconductor substrate 401 by ion implantation with the gate dummy pattern 414 and the side wall insulating film 408 used as a mask, followed by performing an activating treatment under a high temperature so as to form source-drain regions 403 , as shown in FIG. 17A.
  • an interlayer insulating film 409 such as a silicon oxide film is deposited, followed by planarizing the surface of the interlayer insulating film 409 by, for example, CMP so as to expose the surface of the dummy gate pattern 414 , as shown in FIG. 17B.
  • the gate dummy pattern 414 is selectively removed so as to form a groove 416 for burying the groove, as shown in FIG. 17C.
  • the gate dummy pattern 414 is made of polysilicon
  • the mixed acid it is possible to control appropriately the selectivity ratio between the oxide film and the polysilicon film (gate dummy pattern 414 ) by adjusting the ratio of the hydrofluoric acid in the mixed acid.
  • the insulating film 412 formed first is removed so as to form a terrace type spacer 408 ′.
  • the side wall insulating film 408 is formed of a silicon nitride film, it is possible to remove the insulating film 412 by the treatment with hydrofluoric acid.
  • an impurity for forming a channel region such as phosphorus or arsenic is implanted into the semiconductor substrate 401 by means of ion implantation so as to form a buried channel region 404 , as shown in FIG. 18A.
  • this step it is possible to dope the impurity into only a specified region of the semiconductor substrate 401 within the groove 416 for burying the gate by controlling the accelerating energy for ion implantation.
  • a punch-through stopper region 404 ′ is formed by introducing an impurity of the conductivity type equal to that of the impurity contained in the semiconductor substrate 401 by means of ion implantation such that the particular impurity is introduced deeper than the impurity for forming the buried channel.
  • a gate insulating film 405 and a gate electrode 407 are formed within the groove 416 for burying the electrode, as shown in FIG. 18B.
  • the gate insulating film 405 consisting of a thermal oxide film prepared by oxidizing the semiconductor substrate 401
  • the gate insulating film 405 is formed thinner than the terrace type spacer 408 ′.
  • the gate insulating film 405 is formed to a thickness that permits maintaining the step with the terrace type spacer 408 ′.
  • the gate electrode 407 is formed by forming first a laminate structure consisting of a TiN layer and a W layer, followed by planarizing the surface of the laminate structure by, for example, CMP. It is also possible to perform an impurity doping in the case of using polysilicon as a material of the gate electrode by using a similar process.
  • an insulating film 410 is formed on the insulating film 409 , followed by forming contact holes extending through the insulating films 410 and 409 so as to form connection wirings 411 , 411 ′ connected to the source-drain regions 403 , as shown in FIG. 14.
  • the side wall insulating film 408 such as a silicon nitride film is buried in the side etching groove 415 so as to form the projecting portion 408 ′ of the side wall insulating film 408 in a manner to extend into a region below the gate dummy pattern 414 . Then, after the gate dummy pattern 414 and the oxide film 412 positioned below the gate dummy pattern 414 are removed, the side wall insulating film 408 is allowed to remain, followed by performing the doping of the impurity for controlling the threshold value. As a result, the short channel characteristics are improved so as to allow punch-through to be unlikely to take place even if the channel length is decreased, thereby ensuring the reliability of the gate edge.
  • the very shallow buried channel region 404 apart from the source-drain regions 403 by an optional distance in the damascene metal gate process, in which the source-drain regions 403 are formed with the dummy gate pattern 414 once formed used as a mask, the dummy gate pattern 414 is removed after activation of the source-drain regions, the gate insulating film 405 is formed again after ion implantation into the channel region and, then, the metal electrode material is buried.
  • the impurity region used as the punch-through stopper region 404 ′ together with the buried channel region 404 apart from the source-drain regions 403 in a self-aligned fashion such that the impurity region noted above is formed shallow in the edges of the source-drain regions 403 and deep in the central portion of the channel region. As a result, it is possible to form a transistor free from deterioration of the short channel characteristics in the buried channel region 403 ′.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A semiconductor device includes a gate insulating film formed on a semiconductor substrate between first diffusion layers, a gate electrode including a first gate portion formed on the gate insulating film and a second gate portion formed on the first gate portion, a first width in a channel direction of the first gate portion being substantially equal to a width in that of the gate insulating film, and a second width in the channel direction of the second gate portion being larger than the first width, a gate side wall insulating film including a first side wall portion formed on a side surface of the first gate portion and the gate insulating film and a second side wall portion formed on a side surface of the second gate portion, and a second diffusion layer formed apart from the first diffusion layers below the gate insulating film.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2001-095899, filed Mar. 29, 2001, the entire contents of which are incorporated herein by reference. [0001]
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates to a semiconductor device and a method for manufacturing the same, particularly, to a gate electrode structure of a damascene gate transistor prepared by forming a gate electrode groove in an insulating film, followed by burying a gate electrode in the groove and a method for manufacturing the particular gate electrode structure. [0003]
  • 2. Description of the Related Art [0004]
  • A transistor using a metallic material for forming the gate electrode is considered hopeful as a next-generation transistor because this type of transistor is free from deteriorations caused by, for example, a voltage drop derived from the depletion of the gate or the gate resistance, like a transistor using polycrystalline silicon (polysilicon) for forming the gate electrode. However, a metallic material such as W, Al or Cu is incapable of withstanding a high temperature heat treatment. Therefore, the activation temperature for forming the source-drain regions after the processing of the gate electrode should not affect the gate electrode, although the gate electrode is affected by the activation temperature noted above in usual transistor forming processes. As a means for preventing the gate electrode from being affected by the activation temperature in question, a damascene metal gate or replacement gate transistor has attracted attention as described in, for example, “International Electron Devices Meeting Technical Digest, 1998, pp. 777-780, pp. 785-788”. The damascene gate or replacement gate transistor is prepared as follows. In the first step, a dummy gate is formed, followed by implanting impurity ions with the dummy gate used as a mask. Then, the implanted impurity is activated so as to form source-drain regions. Further, after removal of the dummy gate, ion implantation is performed for forming a channel region, followed by forming again a gate insulating film and subsequently burying a metal electrode. [0005]
  • However, in the case of using a metallic material for forming a gate electrode, it is difficult to adjust the work function by ion implantation, although ion implantation is employed for adjusting the work function in the case of using polysilicon for forming the gate electrode. Therefore, it is unavoidable to select a material having a work function positioned in the central region of the band gap of silicon, such as TiN, for forming the gate electrode for a CMOS transistor, with the result that it is difficult to realize a low voltage/low threshold value required for a next-generation transistor of reduced the power consumption. [0006]
  • Under the circumstances, in order to lower the threshold value, it is necessary to employ a buried channel structure in which an impurity having a conductivity type opposite that of the semiconductor substrate is implanted in the channel surface. [0007]
  • However, an impurity having a conductivity type opposite that of the impurity used for the adjustment of the threshold value of a surface channel type transistor is implanted in the buried channel type transistor, with the result that a punch-through tends to take place between the source and drain regions, which deteriorates the short channel characteristics. [0008]
  • On the other hand, proposed is a so-called “pocket” or “halo” structure in which an impurity for the punch-through stopper is obliquely introduced by ion implantation after formation of the dummy gate, as shown in FIG. 19A, for improving the short channel characteristics, as described in, for example, “International Electron Devices Meeting Technical Digest, 1998, pp. 789-792”. [0009]
  • In the case of using this type of transistor, the impurity concentration is rendered high in the channel portion if the channel is long, compared with a short channel, as shown in FIGS. 19B and 19C, so as to make it possible to sufficiently suppress the punch-through between the source and drain regions. [0010]
  • In this particular structure, however, a junction is formed between the source-drain regions having a high impurity concentration and the region of a high impurity concentration in the halo structure, giving rise to the problems that the junction capacitance between the source-drain regions and the semiconductor substrate, and that the junction leak current is increased. Also, as described previously, a transistor which with a metal gate is considered hopeful as a next generation transistor. However, the activation temperature for forming the source-drain regions after the processing of the gate electrode should not affect the gate electrode, although the gate electrode is affected by the activation temperature noted above in the ordinary process for forming a transistor. As a means for preventing the gate electrode from being affected by the activation temperature in question, a damascene metal gate in which the metal noted above is buried attracts attention. However, since the work function of the metal electrode is positioned in the vicinity of the mid gap of silicon, it is unavoidable to that the buried channel structure has poor short channel characteristics. [0011]
  • It should also be noted that, since a gate insulating film is formed again after removal of the dummy gate once formed and the oxide film positioned below the dummy gate for burying an electrode material in the gate insulating film formed again, it is highly possible for a problem to be generated in terms of the reliability of the gate edge. [0012]
    • BRIEF SUMMARY OF THE INVENTION
  • According to a first aspect of the present invention, there is provided a semiconductor device, comprising a semiconductor substrate; a pair of first diffusion layers formed within the semiconductor substrate; a gate insulating film formed on that portion of the semiconductor substrate which is positioned between the paired diffusion layers; a gate electrode including a first gate portion formed on the gate insulating film and a second gate portion formed on the first gate portion, a first width in a channel direction of the first gate portion being substantially equal to a width in the channel direction of the gate insulating film, and a second width in the channel direction of the second gate portion being larger than the first width; a gate side wall insulating film including a first side wall portion formed on a side surface of the first gate portion and on a side surface of the gate insulating film and a second side wall portion formed on a side surface of the second gate portion; and a second diffusion layer formed apart from the first diffusion layers within that portion of the semiconductor substrate which is positioned below the gate insulating film. [0013]
  • According to a second aspect of the present invention, there is provided a semiconductor device, comprising a semiconductor substrate; a pair of first diffusion layers formed within the semiconductor substrate; a gate insulating film including a first insulating film portion formed on that portion of the semiconductor substrate which is positioned between the first diffusion layers and a second insulating film portion positioned on both edges of the first insulating film portion, a thickness of the second insulating film portion being larger than a thickness of the first insulating film portion; a gate electrode formed on the gate insulating film; a gate side wall insulating film formed on a side surface of the gate electrode and on a side surface of the second insulating film portion; and a second diffusion layer formed apart from the first diffusion layers within that portion of the semiconductor substrate which is positioned below the first insulating film portion. [0014]
  • According to a third aspect of the present invention, there is provided a method of manufacturing a semiconductor device, comprising forming a first material layer on a semiconductor substrate; forming a second material layer comprising a first width on the first material layer; partly removing the first material layer to leave the first material layer comprising a second width smaller than the first width below the second material layer; introducing an impurity into the semiconductor substrate with the second material layer used as a mask to form an extension region; forming a gate side wall insulating film on a side surfaces of the first and second material layers, the gate side wall insulating film including a first side wall portion formed on the side surface of the first material layer and a second side wall portion formed on the side wall of the second material layer; introducing an impurity into the semiconductor substrate with the gate side wall insulating film and the second material layer used as a mask to form source and drain regions; forming an interlayer insulating film on the semiconductor substrate, on the second material layer and on the gate side wall insulating film, followed by removing the interlayer insulating film until the second material layer is exposed; removing the first and second material layers to form a groove; introducing an impurity through the groove into the semiconductor substrate to form a second diffusion layer apart from the extension region within that portion of the semiconductor substrate which is positioned below the groove; forming a gate insulating film on that portion of the semiconductor substrate which is positioned within the groove; and forming a gate electrode on the gate insulating film positioned within the groove. [0015]
  • According to a fourth aspect of the present invention, there is provided a method of manufacturing a semiconductor device, comprising forming a gate insulating film on a semiconductor substrate; forming a second material layer comprising a predetermined shape on the gate insulating film; thermally oxidizing the second material layer and the semiconductor substrate to form a first insulating film on an upper surface and a side surface of the second material layer and to increase a thickness in a portion of the gate insulating film; partly removing the first insulating film and the gate insulating film to form a first gate side wall insulating film on the side surface of the second material layer and to form a second insulating film portion of the gate insulating film positioned below both edges of the second material layer comprising a thickness larger than a thickness of the first insulating film portion of the gate insulating film below a central portion of the second material layer; introducing an impurity into the semiconductor substrate with the second material layer and the first gate side wall insulating film used as a mask to form an extension region; forming a second gate side wall insulating film on a side surface of the first gate side wall insulating film; introducing an impurity into the semiconductor substrate with the second material layer and the first and second gate side wall insulating films used as a mask to form source-drain regions; forming an interlayer insulating film on the semiconductor substrate, the second material layer and the first and second gate side wall insulating films, followed by removing the interlayer insulating film until the second material layer is exposed; removing the second material layer to form a groove; introducing an impurity through the groove into the semiconductor substrate to form a second diffusion layer apart from the extension region within that portion of the semiconductor substrate which is positioned below the first insulating film portion; and forming a gate electrode on the gate insulating film positioned within the groove.[0016]
    • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
  • FIG. 1 is a cross sectional view showing the construction of a semiconductor device according to a first embodiment of the present invention; [0017]
  • FIGS. 2A, 2B, [0018] 2C, 2D, 3A, 3B, 4A, 4B, 4C, 5A and 5B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the first embodiment of the present invention;
  • FIG. 6 is a cross sectional view showing the construction of a semiconductor device according to a second embodiment of the present invention; [0019]
  • FIGS. 7A, 7B, [0020] 7C, 8A, 8B, 8C, 9A, 9B, 10A and 10B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the second embodiment of the present invention;
  • FIG. 11A is a cross sectional view showing the construction of a conventional semiconductor substrate, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention; [0021]
  • FIG. 11B is a cross sectional view showing the construction of a semiconductor substrate used in each of the first and second embodiments of the present invention, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention; [0022]
  • FIG. 12A is a cross sectional view showing the construction of a conventional semiconductor substrate, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention; [0023]
  • FIG. 12B is a cross sectional view showing the construction of a semiconductor substrate used in each of the first and second embodiments of the present invention, which is used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention; [0024]
  • FIGS. 13A, 13B and [0025] 13C are cross sectional views showing the construction of a semiconductor substrate used in each of the prior art and the first and second embodiments of the present invention, which are used for describing the function and effect produced by the semiconductor device according to each of the first and second embodiments of the present invention;
  • FIG. 14 is a cross sectional view showing the construction of a semiconductor device according to a third embodiment of the present invention; [0026]
  • FIGS. 15A, 15B, [0027] 15C, 16A, 16B, 16C, 17A, 17B, 17C, 18A and 18B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the third embodiment of the present invention; and
  • FIGS. 19A, 19B and [0028] 19C are cross sectional views each showing the construction of a semiconductor substrate, which is used for describing the construction of a conventional semiconductor device.
    • DETAILED DESCRIPTION OF THE INVENTION
  • Embodiments of the present invention is directed to a damascene gate transistor in which a gate electrode groove is formed in an insulating film and a gate electrode is buried in the gate electrode groove thus formed. In embodiments of the present invention, the surface of a silicon substrate in which is formed a channel is oxidized so as to form a dummy gate made of, for example, polysilicon, followed by subjecting the silicon oxide film right under the dummy gate to a side etching. Then, a side wall insulating film made of, for example, silicon nitride (SiN) is buried in the groove formed by the side etching so as to form a projecting portion of the side wall insulating film projecting into a region below the gate electrode. Further, the dummy gate and the oxide film below the dummy gate are removed in a manner to leave the side wall insulating film unremoved, followed by performing an impurity doping for adjusting the threshold value. As a result, it is possible to improve the short channel characteristics such that punch-through is unlikely to take place even if the channel length is decreased, thereby ensuring the reliability of the gate edge. [0029]
  • It should also be noted that an impurity doping for forming a punch-through stopper region is carried out together with the impurity doping for adjusting the threshold value in a self-aligned fashion in a region right under the extension region. As a result, it is possible to suppress the elevation of the threshold value caused by the channel stopper while effectively suppressing the short channel effect. [0030]
  • Embodiments of the present invention will now be described with reference to the accompanying drawings. In the following description, like members or portions are denoted by like reference numerals throughout all the drawings. [0031]
  • [First Embodiment][0032]
  • A first embodiment of the present invention will now be described with reference to FIGS. 1, 2A to [0033] 2D, 3A, 3B, 4A to 4C, 5A and 5B. FIG. 1 is a cross sectional view showing the construction of a semiconductor device according to the first embodiment of the present invention. On the other hand, FIGS. 2A to 2D, 3A, 3B, 4A to 4C, 5A and 5B are cross sectional views collectively showing a method of manufacturing a semiconductor device according to the first embodiment of the present invention.
  • The construction of the semiconductor device according to the first embodiment of the present invention will now be described with reference to FIG. 1. [0034]
  • As shown in the drawing, a [0035] semiconductor substrate 1 made of, for example, silicon is divided by an element isolating region 2 such as an STI (Shallow Trench Isolation) so as to form element regions. The semiconductor substrate 1 is, for example, P-type. In the first embodiment of the present invention, a MOSFET of, for example, an N-type is formed in the element region. Also, source-drain regions 3 of, for example, an N-type are formed apart from each other in a surface region of the element region formed in the semiconductor substrate 1. Also formed are extension regions 6 of, for example, N-type in those portions of these source-drain regions 3 which are positioned to face each other. The structure including these N-type source-drain regions 3 and the N-type extension region 6 is called aherein later an SDE region (Source-Drain-Extension). A gate insulating film 5 made of, for example, a thermal oxide film of silicon is formed between the source and drain regions 3 in a manner to cover the surface of the semiconductor substrate 1. Also, a buried channel region 4 that is not in contact with the extension regions 6 is formed below the gate insulating film 5 so as to be positioned between the extension regions 6.
  • Also, a [0036] gate electrode 7 made of a metal such as W, Al, Cu, or TiN (titanium nitride) or an alloy is formed on the gate insulating film 5. Side wall insulating films 8 each formed of, for example, a silicon nitride film are formed on both side surfaces of the gate electrode 7. The width of the gate electrode 7, which is called a gate length when it comes to the construction of a transistor, is made larger than the width of the gate insulating film 5. In other words, the gate insulating film 5 is arranged substantially in the center of the gate electrode 7. When the gate insulating film 5 overlaps the gate electrode 7, a clearance in which the gate insulating film is not present is formed between the gate electrode 7 and the surface of the semiconductor substrate 1, and a projecting portion 8′ of the side wall insulating film 8 is loaded in the clearance noted above. To be more specific, the side wall insulating film 8 projects into the clearance in question so as to form the projecting portion 8′. The thickness of the projecting portion 8′ is larger than that of the gate insulating film 5. Both side regions on the bottom surface of the gate electrode 7 are formed on the projecting portion 8′. The projecting portion 8′ is generally called a terrace type spacer.
  • Also, an [0037] interlayer insulating film 9 formed of, for example, a silicon oxide film is formed by, for example, a CVD method on the surface of the semiconductor substrate 1. The interlayer insulating film 9 is formed to expose the surface of the gate electrode 7 and to bury the periphery of the gate electrode 7. Further, an interlayer insulating film 10 such as a silicon oxide film is formed on the interlayer insulating film 9 and on the exposed surface of the gate electrode 7. Connection wirings 11 and 11′ electrically connected to the source-drain regions 3 are formed to extend through the interlayer insulating films 9 and 10. Each of these connection wirings 11 and 11′ is formed of, for example, tungsten. The connecting portions of these connection wirings 11, 11′ are exposed to the outside from the surface of the interlayer insulating film 10.
  • The semiconductor device according to the first embodiment of the present invention comprises the projecting [0038] portion 8′ of the side wall insulating film 8, which projects into the inner region relative to the side surface of the gate electrode 7, with the result that a region that is unlikely to be inverted is formed between the buried channel region 4 and the extension region 6. It follows that it is possible to suppress punch-through even if the channel length is decreased. In other words, the first embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure the reliability of the gate edge.
  • A method of manufacturing the semiconductor device according to the first embodiment of the present invention will now be described with reference to FIGS. 2A to [0039] 2D, 3A, 3B, 4A to 4C, 5A and 5B.
  • In the first step, the [0040] element separating region 2 consisting of a silicon oxide film is formed on the semiconductor substrate 1, followed by forming an insulating film 12 such as a silicon oxide film, as shown in FIG. 2A. It suffices for the thickness of the insulating film 12, which determines the height of the terrace type spacer (projecting portion) 8′ described herein later, to be larger than that of the gate insulating film 5 and to be large enough to ensure sufficiently the difference in depth of the impurities doped by ion implantation. It is desirable for the insulating film 12 to be formed of a silicon thermal oxide film having a thickness falling within a range of, for example, between 5 nm and 30 nm. It is also possible for the insulating film 12 to be formed of a material that permits ensuring a suitable etching selectivity ratio between the material for forming a gate dummy pattern 14 referred to herein later and the semiconductor substrate in forming a side etching groove 15 in the subsequent step. For example, it is possible to use a silicon nitride (SiN) film for forming the insulating film 12.
  • In the next step, a material for forming the [0041] gate dummy pattern 14, e.g., a polysilicon film 13, is deposited in a thickness of about 200 nm on the element separating region 2 and the insulating film 12, as shown in FIG. 2B. It is possible for the polysilicon film 13 to be replaced by a film of a material that permits ensuring a suitable etching selectivity ratio relative to the material of the neighboring member in the subsequent step of forming a groove 16 for burying the gate.
  • Then, the [0042] polysilicon film 13 is selectively removed by, for example, a photoresist process or a RIE (Reactive Ion Etching) process so as to form the gate dummy pattern 14, as shown in FIG. 2C. In the step of removing the polysilicon film 13, it is possible to etch partly or entirely the insulating film 12.
  • In the next step, the insulating [0043] film 12 is etched so as to form a side etching groove 15 right under the gate dummy pattern 14, as shown in FIG. 2D. Where the insulating film 12 is formed of silicon oxide, an isotropic etching which permits etching in the lateral direction, too, is performed by using an oxide film etching solution such as a hydrofluoric acid. It is possible to easily control the length in the lateral direction of the side etching groove 15 by adjusting the etching time of the insulating film 12.
  • After formation of the [0044] side etching groove 15, an impurity for forming the extension region 6 such as phosphorus or arsenic (in the case of an N-type MOSFET) is introduced into the surface region of the semiconductor substrate 1 by means of ion implantation, so as to form the extension regions 6, as shown in FIG. 3A. In this case, it is possible to form in advance an oxide film having a thickness not so large as to bury the side etching groove 15 as a screening oxide film for ion implantation. For example, where the side etching groove 15 has a height of 10 nm, it is possible to form a screening oxide film having a thickness of about 2 nm.
  • After ion implantation step, the side [0045] wall insulating films 8 are formed on the side surfaces of the gate dummy pattern 14 and within the side etching groove 15, as shown in FIG. 3B. It is appropriate to use a film capable of filling the side etching groove 15, e.g., a silicon nitride film (SiN film) formed by an LPCVD method, which is satisfactory in the step coverage, as the side wall insulating film 8. To be more specific, it is possible form a silicon nitride film or the like on the entire surface, followed by etching back the silicon nitride film by RIE (Reactive Ion Etching) so as to form the side wall insulating film 8 to the side of the gate dummy pattern 14. In this step, the silicon nitride film enters the side etching groove 15 so as to form the projecting portion 8′, or a terrace type spacer, of the side wall insulating film 8.
  • In the next step, an impurity such as phosphorus or arsenic (in the case of an N-type MOSFET) is introduced by means of ion implantation into the [0046] semiconductor substrate 1 with the gate dummy pattern 14 and the side wall insulating film 8 used as a mask, followed by performing activation under high temperatures so as to form the source-drain regions 3, as shown in FIG. 4A.
  • After formation of the source-[0047] drain regions 3, an interlayer insulating film 9 such as a silicon oxide film is deposited on the entire surface, followed by planarizing the surface of the interlayer insulating film 9 by, for example, CMP (Chemical Mechanical Polishing) so as to expose the surface of the gate dummy pattern 14 to the outside, as shown in FIG. 4B.
  • In the next step, the [0048] gate dummy pattern 14 is selectively removed so as to form a groove 16 for burying a gate, as shown in FIG. 4C. Where the gate dummy pattern 14 is formed of polysilicon, it is possible to remove selectively the gate dummy pattern 14 by CDE (Chemical Dry Etching) using an etching gas such as CF4 or by using a mixed acid consisting of hydrofluoric acid and HNO3. Incidentally, in the case of using the mixed acid, it is possible to control appropriately the selectivity ratio of the oxide film and polysilicon by controlling the ratio of hydrofluoric acid. Then, the insulating film 12 formed first is removed, followed by forming the terrace type spacer 8′. In this case, it is possible to remove the insulating film 12 by the treatment with hydrofluoric acid, if the side wall insulating film 8 is formed of a silicon nitride film.
  • In the next step, an impurity for forming the channel region such as phosphorus or arsenic (in the case of an N-type MOSFET) is introduced by means of ion implantation into the surface region of the [0049] semiconductor substrate 1 so as to form a buried channel region 4, as shown in FIG. 5A. In this step, it is possible to dope the impurity in only the semiconductor substrate 1 alone present in a specified region within the groove 16 for burying the gate by controlling the accelerating energy for ion implantation. For example, in the case of forming the buried channel region 4 of a damascene metal gate, the impurity for the punch-through stopper is introduced deep and the impurity for forming the buried channel region is introduced shallow by ion implantation.
  • In the next step, a [0050] gate insulating film 5 and a gate electrode 7 are formed within the groove 16 for burying the gate, as shown in FIG. 5B. In the case of using the gate insulating film 5 formed of a thermal oxide film, the gate oxide film 5 is formed shallower than the terrace type spacer 8′. For example, the gate insulating film 5 is formed to a thickness suitable for maintaining the step of the terrace type spacer 8′. Also, in the case of a damascene metal gate structure, a laminate structure consisting of a TiN layer and a W layer is formed, followed by planarizing the surface of the laminate structure by, for example, CMP so as to form the gate electrode 7. It is also possible to perform the doping of an impurity by using polysilicon as a material of the gate electrode.
  • Finally, after formation of the [0051] gate electrode 7, an insulating film 10 is superposed on the insulating film 9, followed by forming contact holes extending through the insulating films 10 and 9 so as to form the connection wires 11, 11′ connected to the source-drain regions 3, as shown in FIG. 1.
  • In the method of manufacturing a semiconductor device according to the first embodiment of the present invention, the side [0052] wall insulating film 8 such as a silicon nitride film is buried in the sided etching groove 15 so as to form the projecting portion 8′ of the side wall insulating film 8 extending into a region below the gate dummy pattern 14, followed by removing the gate dummy pattern 14 and the oxide film 12 positioned below the gate dummy pattern 14. Further, the side wall insulating film 8 is left unremoved, and the impurity doping for controlling the threshold value is performed. As a result, it is possible to improve the short channel characteristics such that the punch-through is rendered difficult even if the channel length is decreased so as to ensure the reliability of the gate edge.
  • [Second Embodiment][0053]
  • A second embodiment of the present invention will now be described with reference to FIGS. 6, 7A to [0054] 7C, 8A to 8C, 9A, 9B, 10A and 10B. FIG. 6 is a cross sectional view showing the construction of the semiconductor device according to the second embodiment of the present invention. On the other hand, FIGS. 7A to 7C, 8A to 8C, 9A, 9B, 10A and 10B are cross sectional views collectively showing the method of manufacturing the semiconductor device according to the second embodiment of the present invention.
  • First of all, the construction of the semiconductor device according to the second embodiment of the present invention will now be described with reference to FIG. 6. [0055]
  • As shown in the drawing, an element region separated by an element separating region [0056] 102 such as an STI is formed in, for example, a P-type semiconductor substrate 201 consisting of, for example, silicon. N-type source-drain regions 203 having N-type extension regions 206 formed in those portions of the source-drain regions 203 which are positioned to face each other (SDE region) are formed apart from each other in the surface region of the element region included in the semiconductor substrate 201. A gate insulating film 205 consisting of, for example, a thermal oxide film of silicon is formed to cover the surface of that portion of the semiconductor substrate 201 which is positioned between the source-drain regions 203. Also, a buried channel region 204, which is not in contact with the extension regions 206, is formed between the extension regions 206 below the gate insulating film 205.
  • Also, a [0057] gate electrode 207 made of a metal such as W, Al, Cu or TiN or an alloy is formed on the gate insulating film 205. Side wall insulating films 208 are formed on both side surfaces of the gate electrode 207. The side wall insulating film 208 includes a first portion 215 in contact with the gate electrode 207, a second portion 217 covering the outer surface of the first portion 215, and a projecting portion 208′ positioned right under the gate electrode 207 and formed in the both side regions of the gate insulating film 205. The projecting portion 208′, which is formed by heating the gate insulating film 205, is formed thicker than the gate insulating film 205.
  • The width (gate length) of the [0058] gate electrode 207 is larger than the width of the gate insulating film 205 excluding the projecting portion 208′. To be more specific, the gate insulating film 205 is arranged substantially in the center of the gate electrode 207 such that, when the gate insulating film 205 overlaps with the gate electrode 207, the projecting portions 208′ are formed between the both side portions of the gate electrode 207 and the surface of the semiconductor substrate 201. In other words, both side regions on the bottom surface of the gate electrode 207 are formed on the projecting portion 208′. The projecting portion 208′ is generally called a terrace type spacer.
  • An [0059] interlayer insulating film 209 such as a silicon oxide film is formed by, for example, a CVD method on the semiconductor substrate 201. The interlayer insulating film 209 is formed to expose the surface of the gate electrode 207 to the outside and to bury the periphery of the gate electrode 207. Further, an interlayer insulating film 210 such as a silicon oxide film is formed to cover the surface of the interlayer insulating film 209 and the exposed surface of the gate electrode 207. It should be noted that connection wirings 211, 211′ electrically connected to the source-drain regions 203 are formed to extend through the interlayer insulating films 209 and 210. Each of these connection wirings 211 and 211′ is formed of, for example, tungsten, and the connecting portions of these connection wirings 211, 211′ are exposed to the outside from the surface of the interlayer insulating film 210.
  • The semiconductor device according to the second embodiment of the present invention includes the [0060] first portion 215 of the side wall insulating film 208 formed on the side surface of the gate electrode 207 and the projecting portion 208′ formed on both side regions of the gate insulating film 205 so as to form a region that is unlikely to be inverted between the buried channel region 204 and the extension region 206. As a result, punch-through is rendered difficult even if the channel length is decreased. It follows that the second embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure the reliability of the gate edge.
  • A method of manufacturing the semiconductor device according to the second embodiment of the present invention will now be described with reference to FIGS. 7A to [0061] 7C, 8A to 8C, 9A, 9B, 10A and 10B.
  • In the first step, an [0062] element separating region 202 such as an STI is formed on the semiconductor substrate 201, followed by forming a gate insulating film 205 such as a silicon oxide film in the element region, as shown in FIG. 7A. Then, the material of the gate dummy pattern 214, such as polysilicon is deposited to a thickness of about 200 nm to form the film 213 on the gate insulating film 205 and the element separating region 202.
  • In the next step, the [0063] polysilicon film 213 is patterned through a photoresist forming step, RIE step, etc. so as to form a gate dummy pattern 214, as shown in FIG. 7B. Further, the surfaces of the semiconductor substrate 201 and the gate dummy pattern 214 are thermally oxidized so as to form a post-oxide film 215 on the surface of the gate dummy pattern 214, as shown in FIG. 7C. In this step, a bird's beak region is formed in the edge portion on the bottom surface of the gate dummy pattern 214 so as to form a terrace type spacer (projecting portion) 208.
  • In the next step, RIE is applied to the [0064] post-oxide film 215 so as to have the side surface of the gate dummy pattern 214 and the portion of the terrace type spacer 208′ left unremoved, as shown in FIG. 8A. Then, an N-type impurity such as phosphorus or arsenic is introduced in the case of an N-type MOSFET into the semiconductor substrate 201 by means of ion implantation with the gate dummy pattern 214 used as a mask so as to form extension regions 206.
  • Further, an insulating [0065] film 217 such as a silicon nitride film (SiN film) is formed on the side surface of the post-oxide film 215 in the gate dummy pattern 214. As a result, formed is a side wall insulating film 208 consisting of the post-oxide film 215, the insulating film 217 and the projecting portion 208′. The insulating film 217 is formed as follows. Specifically, a silicon nitride film or the like is formed on the entire surface of the substrate, followed by etching back the silicon nitride film by RIE so as to form the side wall structure to the side of the post-oxide film 215.
  • In the next step, an N-type impurity such as phosphorus or arsenic is introduced by means of ion implantation in the case of an N-type MOSFET with the [0066] gate dummy pattern 214 and the side wall insulating film 208 used as a mask, followed by applying an activation treatment under high temperatures so as to form source-drain regions 203 connected to the extension regions 206, as shown in FIG. 8C. After formation of the source-drain region 203, an interlayer insulating film 209 such as a silicon oxide film is deposited, followed by planarizing the surface of the interlayer insulating film by, for example, CMP so as to expose the surface of the gate dummy pattern 214, as shown in FIG. 9A.
  • Then, the [0067] gate dummy pattern 214 is selectively removed by etching so as to form a groove 216 for burying a gate, as shown in FIG. 9B. Further, an N-type impurity such as arsenic or phosphorus is introduced by means of ion implantation so as to form a buried channel region 204, as shown in FIG. 10A. In this case, it is possible to dope the impurity in only a specified region of the semiconductor substrate 201 within the groove 216 for burying the gate by controlling the accelerating energy in ion implantation step.
  • Further, a [0068] gate electrode 207 is formed on the gate insulating film 205 within the groove 216 for burying the gate, as shown in FIG. 10B. In this case, it is possible to use the oxide film 205 formed below the gate dummy pattern 214 as the gate insulating film 205 as in this second embodiment. It is also possible to form again the gate insulating film 205 by once peeling off the screening oxide film used in ion implantation step. In the case of forming again the gate insulating film 205, the damage or the influence of contamination or the like are unlikely to remain. Also, in the case of a damascene metal gate structure, the gate electrode 207 is formed by forming a laminate structure consisting of a TiN layer and a W layer, followed by planarizing the surface of the laminate structure by, for example, CMP. It is also possible to perform an impurity doping by the same process by using polysilicon as a material of the gate electrode.
  • Finally, an insulating [0069] film 210 is superposed on the insulating film 209, followed by forming the connection wirings 211 and 211′ connected to the source-drain regions 203 by forming contact holes extending through the insulating films 209 and 210 so as to obtain a desired transistor as shown in FIG. 6.
  • According to the second embodiment of the present invention described above, the [0070] thermal oxide film 215 is formed on the side surface of the gate electrode 207, and the projecting portions 208′ are formed on both side regions of the gate insulating film 205. As a result, formed is a region that is unlikely to be inverted between the buried channel region 204 and the extension region 206. It follows that punch-through is unlikely to take place even if the channel length is decreased. In this fashion, the second embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure the reliability of the gate edge.
  • Further, in the case where the [0071] gate insulating film 205 is formed of an oxide film, it is possible to increase appropriately the thickness of the edge portion (projecting portion 208′) of the gate insulating film 205 so as to make it possible to expect improvements in the gate breakdown voltage and the reliability.
  • FIGS. [0072] 11 to 13 are cross sectional views of semiconductor substrates used in the prior art and the first and second embodiments of the present invention for describing the functions and effects produced by the first and second embodiments of the present invention. The functions and effects of the present invention will now be described in comparison with the prior art with the semiconductor device according to the first embodiment of the present invention taken as an example.
  • In the semiconductor device of the conventional structure shown in FIG. 11A, the counter ion implantation region (buried channel region [0073] 4) is in contact with the extension region 6. In other words, the impurity regions of the same conductivity type are joined to each other, with the result that punch-through tends to take place easily.
  • On the other hand, in the structure according to the first embodiment of the present invention, the thick [0074] terrace type spacer 8′ (projecting portion of the side wall insulating film) is present in both edge portions of the groove 16 for performing channel ion implantation as shown in FIG. 11B (corresponding to the semiconductor device shown in FIG. 1). It follows that it is possible to form the counter ion implantation region (buried channel region 4), apart from the extension region 6. Because of this particular construction, a region that is unlikely to be inverted is formed between the buried channel region 4 and the extension region 6, with the result that punch-through is unlikely to take place even if the channel length is decreased.
  • Also, in the semiconductor device of the conventional structure as shown in FIG. 12A, an overlapping capacitance C[0075] 1 is increased in the overlapping portion between the diffusion portion of the extension region 6 in the lateral direction into a region below the gate electrode 7 and the gate electrode 7.
  • On the other hand, in the construction according to the first embodiment of the present invention, it is possible to form thick the insulating film (projecting [0076] portion 8′) in the overlapping portion of the gate electrode 7, as shown in FIG. 12B, so as to make it possible to decrease the overlapping capacitance C2, thereby improving the transistor characteristics.
  • It should also be noted that it is possible to control optionally the height and the length in the lateral direction of the terrace type spacer (projecting portion of the side wall insulating film) [0077] 8′ in both edges of the region where a channel is to be formed by employing the process according to the first embodiment of the present invention in the process of forming a damascene gate transistor. In other words, it is possible to control the height and the length in the lateral direction of the terrace type spacer (projecting portion) 8′ by controlling the thickness of the insulating film 12, such as the silicon oxide film shown in FIG. 2A, and by controlling the size of the side etching groove 15 shown in FIG. 2D through adjustment of the etching amount. As a result, a difference in the formation of the impurity region is generated between the case where the terrace type spacer 8′ is thin and the case where the terrace type spacer 8′ is thick even if ion implantation of the same energy is carried out. To be more specific, where the terrace type spacer 8′ is thin, the impurity is doped in the semiconductor substrate 1 below the terrace type spacer 8′, as shown in FIG. 13A. On the other hand, where the terrace type spacer 8′ is thick, an impurity 17 is shielded by the terrace type spacer 8′ so as to prevent the impurity 17 from being doped in the semiconductor substrate 1 below the terrace type spacer 8′, as shown in FIG. 13B.
  • Also, in the case of forming the punch-through stopper region, the thickness of the terrace type spacer (projecting portion) [0078] 8′ is set at, for example, 10 nm in the step of introducing a channel impurity 17′ for the buried channel region of an n-MOS transistor by means of ion implantation. At this time, a stopper impurity (e.g., boron) 17 for forming the punch-through stopper region is introduced by means of ion implantation under an accelerating energy of 20 KeV. In this case, the stopper impurity 17 is formed shallow below the terrace type spacer 8′ and is formed deep below the channel region on which the terrace type spacer 8′ is not formed, as shown in FIG. 13C.
  • Also, in the case of introducing a channel impurity (e.g., arsenic As) [0079] 17′ for forming a buried channel region by means of ion implantation under an accelerating energy of 5 KeV, the impurity 17′ does not enter the semiconductor substrate 1 below the terrace type spacer 8′, and the impurity distribution including the impurity 17′ is formed in the channel region on which the terrace type spacer 8′ is not formed, as shown in FIG. 13C. In the case of the particular construction (i.e., in the construction including the buried channel region 4 shown in FIG. 1), it is possible to realize a construction in which the impurity concentration of the conductivity type equal to that in the semiconductor substrate 1 is high and the buried region concentration is low in the edge portion on the surface of the channel region and that the impurity concentration of the conductivity type equal to that in the semiconductor substrate 1 is low and the buried region concentration is high in the central portion on the surface of the channel. In other words, it is possible to produce an effect similar to that produced by a Halo structure without increasing the parasitic capacitance between the extension region 6 and the semiconductor substrate or between the source-drain regions 3 and the semiconductor substrate.
  • As described above, it is possible to control the distance between the [0080] extension region 6 and the buried channel region 4 by adjusting the length of the terrace type spacer 8′. In other words, in the second embodiment of the present invention, it is possible to control the degree of punch-through in conformity with the impurity concentration and distribution in the channel and the desired channel length so as to increase the degree of freedom for optimizing the element characteristics.
  • Also, it is possible to improve the controllability in terms of the overlapping capacitance between the [0081] gate electrode 7 and the extension region 6 or between the gate electrode 7 and the source-drain regions 3, the junction capacitance between the channel region and the extension region 6 or between the channel region and the source-drain regions, the effective gate length, and the channel profile in the lateral direction so as to increase the degree of freedom in the design of the channel.
  • [Third Embodiment][0082]
  • A third embodiment of the present invention will now be described with reference to FIGS. 14, 15A to [0083] 15C, 16A to 16C, 17A to 17C, 18A and 18B. FIG. 14 is a cross sectional view showing the construction of the semiconductor device according to the third embodiment of the present invention. On the other hand, FIGS. 15A to 15C, 16A to 16C, 17A to 17C, 18A and 18B are cross sectional views collectively showing the method of manufacturing the semiconductor device according to the third embodiment of the present invention.
  • First of all, the construction of the semiconductor device according to the third embodiment of the present invention will now be described with reference to FIG. 14. [0084]
  • As shown in the drawing, an element region separated by an [0085] element separating region 402 such as an STI is formed in, for example, a P-type semiconductor substrate 401 consisting of, for example, silicon. N-type source-drain regions 403 having N-type extension regions 406 formed in those portions of the source-drain regions 403 which are positioned to face each other (SDE region) are formed apart from each other in the surface region of the element region included in the semiconductor substrate 401. A gate insulating film 405 consisting of, for example, a thermal oxide film of silicon is formed to cover the surface of that portion of the semiconductor substrate 401 which is positioned between the source-drain regions 403.
  • Also, a [0086] gate electrode 407 made of a metal such as W, Al, Cu or TiN or an alloy is formed on the gate insulating film 405. Side wall insulating films 408 are formed on both surfaces of the gate electrode 407. It should be noted that the width (gate length) of the gate electrode 407 is larger than the width of the gate insulating film 405. In other words, when the gate insulating film 405 is arranged substantially in the center of the gate electrode 407 so as to allow the gate insulating film 405 and the gate electrode 407 to overlap each other, a clearance in which the gate insulating film is not present is formed between the gate electrode 407 and the semiconductor substrate 401. A projecting portion 408′ projecting from the side wall insulating film 408 is loaded in the clearance noted above. The projecting portion 408′ is formed thicker than the gate insulating film. Further, both side edge regions on the bottom surface of the gate electrode 407 are positioned on the projecting portion 408′. The projecting portion 408′ of this particular construction is called a terrace type spacer.
  • Also, a buried [0087] channel region 404 is formed below the gate insulating film 405 between the extension regions 406. The buried channel region 404 is not in contact with either the extension region 406 or the gate insulating film 405. Also, a punch-through stopper region 404′ is formed below the buried channel region 404. It should be noted that, in the punch-through stopper region 404′, the peak concentration in a first portion 404′a, positioned below the projecting portion 408′, is lower than the peak concentration in a second portion 404′b positioned below the buried channel region 404.
  • Also, an [0088] interlayer insulating film 409 such as a silicon oxide film is formed on the semiconductor substrate 401 by, for example, a CVD method. The interlayer insulating film 409 exposes the surface of the gate electrode 407 and buries the periphery of the gate electrode 407. Further, an interlayer insulating film 410 such as a silicon oxide film is formed to cover the surface of the interlayer insulating film 409 and the exposed surface of the gate electrode 407. Still further, connection wirings 411 and 411′ electrically connected to the source-drain regions 403 are formed to extend through the interlayer insulating films 409 and 410. Each of these connection wirings 411 and 411′ is formed of, for example, tungsten. Also, the connecting portions of these connection wirings 411, 411′ are exposed to the surface of the interlayer insulating film 410.
  • The semiconductor device according to the third embodiment of the present invention described above includes the projecting [0089] portion 408′ of the side wall insulating film 408 projecting inward relative to the side surface of the gate electrode 407, with the result that a region that is unlikely to be inverted is formed between the buried channel region 404 and the extension region 406. It follows that punch-through is unlikely to take place even if the channel length is decreased. In other words, the third embodiment of the present invention makes it possible to improve the short channel characteristics so as to ensure a reliability of the gate edge.
  • It should also be noted that the punch-through [0090] stopper region 404′ is formed in a self-aligned fashion right under the extension region 406 so as to make it possible to control the elevation of the threshold value owing to the channel stopper while effectively suppressing the short channel effect.
  • A method of manufacturing a semiconductor device according to the third embodiment of the present invention will now be described with reference to FIGS. 15A to [0091] 15C, 16A to 16C, 17A to 17C, 18A and 18B.
  • In the first step, an [0092] element separating region 402 such as an STI is formed on the semiconductor substrate 401, followed by forming an insulating film 412 such as a silicon oxide film in the element region, as shown in FIG. 15A. It suffices for the thickness of the insulating film 412, which determines the height of a terrace type spacer (projecting portion) 408′ referred to herein later, to be larger than that of the gate insulating film and to be large enough to ensure sufficiently the difference in the depth of the impurity doped in ion implantation step. It is desirable for the insulating film 412 to be formed of a silicon thermal oxide film having a thickness of, for example, between 5 nm and 30 nm. Also, it suffices for the insulating film 412 to be capable of ensuring an etching selectivity ratio between the material of a gate dummy pattern 414 referred to herein later and the semiconductor substrate in the subsequent step of forming a side etching groove 415. In this sense, it is possible to use, for example, a silicon nitride film (SiN film) as the insulating film 412.
  • In the next step, a material used for forming the [0093] gate dummy pattern 414, e.g., a polysilicon film 413, is deposited to a thickness of about 200 nm on the element separating region 402 and the insulating film 412, as shown in FIG. 15B. It is also possible to use, in place of the polysilicon film 413, a film of a material capable of ensuring an etching selectivity ratio relative to the material of the neighboring member in the subsequent step of forming a groove 416 for burying the gate.
  • In the next step, the [0094] polysilicon film 413 is selectively removed by, for example, a photoresist process or a RIE process so as to form the gate dummy pattern 414, as shown in FIG. 15C. In this step, it is possible to remove partly or entirely the insulating film 412 by the etching simultaneously with the selective removal of the polysilicon film 413.
  • Then, the insulating [0095] film 412 is etched so as to form a side etching groove 415 right under the gate dummy pattern 414 as shown in FIG. 16A. Where the insulating film 412 is formed of silicon oxide, the insulating film 412 is subjected to an isotropic etching, which also permits the etching in the lateral direction, using an oxide film etching solution such as hydrofluoric acid. It is possible to control easily the length in the lateral direction of the side etching groove 415 by adjusting the etching time of the insulating film 412.
  • In the next step, an impurity such as phosphorus or arsenic for forming an extension region [0096] 406 (in the case of an N-type MOSFET) is introduced into the semiconductor substrate 401 by means of ion implantation with the gate dummy pattern 414 used as a mask so as to form extension regions 406. In this case, it is possible to form in advance an oxide film having such a thickness as not to bury the side etching groove 415 as a screening oxide film for ion implantation. For example, where the side etching groove 415 has a height of 10 nm, it is possible to form an oxide film having a thickness of about 2 nm.
  • In the next step, a side [0097] wall insulating film 408 is formed on each of the gate dummy pattern 414 and within the side etching groove 415 as shown in FIG. 16C. It is desirable for the side wall insulating film 408 to be formed of a material that can be used for filling the side etching groove 415, e.g., a silicon nitride film (SiN film) formed by an LPCVD method, which is satisfactory in the step coverage. It suffices to form the side wall insulating film 408 sideward of the gate dummy pattern 414 by depositing, for example, a silicon nitride film on the entire surface, followed by etching back the silicon nitride film thus formed. In this step, the silicon nitride film extends to enter the side etching groove 415 so as to form a projecting portion (terrace type spacer) 408′ of the side wall insulating film 408.
  • Then, in the case of an N-type MOSFET, an impurity such as phosphorus or arsenic is introduced into the [0098] semiconductor substrate 401 by ion implantation with the gate dummy pattern 414 and the side wall insulating film 408 used as a mask, followed by performing an activating treatment under a high temperature so as to form source-drain regions 403, as shown in FIG. 17A. After formation of the source-drain regions 403, an interlayer insulating film 409 such as a silicon oxide film is deposited, followed by planarizing the surface of the interlayer insulating film 409 by, for example, CMP so as to expose the surface of the dummy gate pattern 414, as shown in FIG. 17B.
  • In the next step, the [0099] gate dummy pattern 414 is selectively removed so as to form a groove 416 for burying the groove, as shown in FIG. 17C. Where the gate dummy pattern 414 is made of polysilicon, it is possible to remove selectively the gate dummy pattern 414 by CDE using an etching gas such CF4 or by using a mixed acid consisting of hydrofluoric acid and HNO3. In the case of using the mixed acid, it is possible to control appropriately the selectivity ratio between the oxide film and the polysilicon film (gate dummy pattern 414) by adjusting the ratio of the hydrofluoric acid in the mixed acid. Then, the insulating film 412 formed first is removed so as to form a terrace type spacer 408′. In this case, if the side wall insulating film 408 is formed of a silicon nitride film, it is possible to remove the insulating film 412 by the treatment with hydrofluoric acid.
  • Then, in the case of an N-type MOSFET, an impurity for forming a channel region such as phosphorus or arsenic is implanted into the [0100] semiconductor substrate 401 by means of ion implantation so as to form a buried channel region 404, as shown in FIG. 18A. In this step, it is possible to dope the impurity into only a specified region of the semiconductor substrate 401 within the groove 416 for burying the gate by controlling the accelerating energy for ion implantation. Also, a punch-through stopper region 404′ is formed by introducing an impurity of the conductivity type equal to that of the impurity contained in the semiconductor substrate 401 by means of ion implantation such that the particular impurity is introduced deeper than the impurity for forming the buried channel.
  • In the next step, a [0101] gate insulating film 405 and a gate electrode 407 are formed within the groove 416 for burying the electrode, as shown in FIG. 18B. In the case of using the gate insulating film 405 consisting of a thermal oxide film prepared by oxidizing the semiconductor substrate 401, the gate insulating film 405 is formed thinner than the terrace type spacer 408′. For example, the gate insulating film 405 is formed to a thickness that permits maintaining the step with the terrace type spacer 408′. Also, in the case of a damascene metal gate structure, the gate electrode 407 is formed by forming first a laminate structure consisting of a TiN layer and a W layer, followed by planarizing the surface of the laminate structure by, for example, CMP. It is also possible to perform an impurity doping in the case of using polysilicon as a material of the gate electrode by using a similar process.
  • Finally, an insulating [0102] film 410 is formed on the insulating film 409, followed by forming contact holes extending through the insulating films 410 and 409 so as to form connection wirings 411, 411′ connected to the source-drain regions 403, as shown in FIG. 14.
  • In the third embodiment of the present invention described above, the side [0103] wall insulating film 408 such as a silicon nitride film is buried in the side etching groove 415 so as to form the projecting portion 408′ of the side wall insulating film 408 in a manner to extend into a region below the gate dummy pattern 414. Then, after the gate dummy pattern 414 and the oxide film 412 positioned below the gate dummy pattern 414 are removed, the side wall insulating film 408 is allowed to remain, followed by performing the doping of the impurity for controlling the threshold value. As a result, the short channel characteristics are improved so as to allow punch-through to be unlikely to take place even if the channel length is decreased, thereby ensuring the reliability of the gate edge.
  • It is also possible to suppress the elevation of the threshold value caused by the channel stopper while suppressing effectively the short channel effect by performing in a self-aligned fashion the impurity doping for forming the punch-through [0104] stopper region 404′ right under the extension region 406 and the impurity doping for controlling the threshold value.
  • It is also possible to control optionally the height and the length in the lateral direction of the terrace type spacer (projecting portion of the side wall insulating film) [0105] 408′ at both edge portions of the region where the channel is to be formed by employing the process according to the third embodiment of the present invention in the process for forming a damascene gate transistor. As a result, it is possible to improve the controllability in terms of the overlapping capacitance between the gate electrode 407 and the extension region 406 or between the gate electrode 407 and the source-drain regions 403, the junction capacitance between the channel region and the extension region 406 or between the channel region and the source-drain regions 403, the effective gate length, and the channel profile in the lateral direction so as to increase the degree of freedom in the design of the channel.
  • It should be noted in particular that it is possible to form the very shallow buried [0106] channel region 404 apart from the source-drain regions 403 by an optional distance in the damascene metal gate process, in which the source-drain regions 403 are formed with the dummy gate pattern 414 once formed used as a mask, the dummy gate pattern 414 is removed after activation of the source-drain regions, the gate insulating film 405 is formed again after ion implantation into the channel region and, then, the metal electrode material is buried. It is also possible to form the impurity region used as the punch-through stopper region 404′ together with the buried channel region 404 apart from the source-drain regions 403 in a self-aligned fashion such that the impurity region noted above is formed shallow in the edges of the source-drain regions 403 and deep in the central portion of the channel region. As a result, it is possible to form a transistor free from deterioration of the short channel characteristics in the buried channel region 403′.
  • Further, in the case of forming a surface channel type transistor comprising the [0107] gate electrode 407 formed of polysilicon or two kinds of metallic material differing from each other in the work function, it is possible to form similarly the punch-through stopper region 404′ in a self-aligned fashion apart from the source-drain regions 403 such that the punch-through stopper region 404′ is shallow in the edge portions of the source-drain regions 403 and deep in the central portion of the channel region.
  • Still further, in the case of both the buried channel type and the surface channel type, it is possible to suppress the parasitic capacitance between the [0108] gate electrode 407 and the source-drain regions 403 and the parasitic capacitance between the source-drain regions 403 and the semiconductor substrate 401.
  • Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the present invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents. [0109]

Claims (21)

What is claimed is:
1. A semiconductor device, comprising:
a semiconductor substrate;
a pair of first diffusion layers formed within said semiconductor substrate;
a gate insulating film formed on that portion of said semiconductor substrate which is positioned between said paired diffusion layers;
a gate electrode including a first gate portion formed on said gate insulating film and a second gate portion formed on said first gate portion, a first width in a channel direction of said first gate portion being substantially equal to a width in said channel direction of said gate insulating film, and a second width in said channel direction of said second gate portion being larger than said first width;
a gate side wall insulating film including a first side wall portion formed on a side surface of said first gate portion and on a side surface of said gate insulating film and a second side wall portion formed on a side surface of said second gate portion; and
a second diffusion layer formed apart from said first diffusion layers within that portion of said semiconductor substrate which is positioned below said gate insulating film.
2. A semiconductor device, comprising:
a semiconductor substrate;
a pair of first diffusion layers formed within said semiconductor substrate;
a gate insulating film including a first insulating film portion formed on that portion of said semiconductor substrate which is positioned between said first diffusion layers and a second insulating film portion positioned on both edges of said first insulating film portion, a thickness of said second insulating film portion being larger than a thickness of said first insulating film portion;
a gate electrode formed on said gate insulating film;
a gate side wall insulating film formed on a side surface of said gate electrode and on a side surface of said second insulating film portion; and
a second diffusion layer formed apart from said first diffusion layers within that portion of said semiconductor substrate which is positioned below said first insulating film portion.
3. The semiconductor device according to claim 1, further comprising a third diffusion layer including a first diffusion portion formed below said first diffusion layers under said first side wall portion and a second diffusion portion formed below said second diffusion layer, a distance of a peak portion of a impurity concentration in said first diffusion portion from a surface of said semiconductor substrate being larger than a distance of a peak portion of a impurity concentration in said second diffusion portion from the surface of said semiconductor substrate.
4. The semiconductor device according to claim 1, wherein said first diffusion layers further comprises:
a pair of extension regions formed below said second side wall portion apart from said second diffusion layer; and
a pair of source-drain regions formed in contact with said extension regions on a side opposite said second diffusion layer.
5. The semiconductor device according to claim 2, wherein said first diffusion layers further comprises:
a pair of extension regions formed below said gate side wall insulating film apart from said second diffusion layer; and
a pair of source-drain regions formed in contact with said extension regions on a side opposite said second diffusion layer.
6. The semiconductor device according to claim 2, wherein said gate side wall insulating film comprises:
a third side wall portion formed on the side surface of said gate electrode and on the side surface of said second insulating film portion; and
a fourth side wall portion formed on a side surface of said third side wall portion.
7. The semiconductor device according to claim 1, further comprising an interlayer insulating film formed to surround said gate side wall insulating film, an upper surface of said interlayer insulating film being substantially equal to an upper surface of said gate electrode.
8. The semiconductor device according to claim 2, further comprising an interlayer insulating film formed to surround said gate side wall insulating film, an upper surface of said interlayer insulating film being substantially equal to an upper surface of said gate electrode.
9. The semiconductor device according to claim 1, wherein a conductivity type of said second diffusion layer is opposite the conductivity type of said semiconductor substrate.
10. The semiconductor device according to claim 2, wherein a conductivity type of said second diffusion layer is opposite the conductivity type of said semiconductor substrate.
11. The semiconductor device according to claim 3, wherein a conductivity type of said third diffusion layer is equal to the conductivity type of said semiconductor substrate.
12. The semiconductor device according to claim 1, wherein said gate insulating film is thicker than said first side wall portion.
13. A method of manufacturing a semiconductor device, comprising:
forming a first material layer on a semiconductor substrate;
forming a second material layer comprising a first width on said first material layer;
partly removing said first material layer to leave said first material layer comprising a second width smaller than said first width below said second material layer;
introducing an impurity into said semiconductor substrate with said second material layer used as a mask to form an extension region;
forming a gate side wall insulating film on a side surfaces of said first and second material layers, said gate side wall insulating film including a first side wall portion formed on the side surface of said first material layer and a second side wall portion formed on the side wall of said second material layer;
introducing an impurity into said semiconductor substrate with said gate side wall insulating film and said second material layer used as a mask to form source and drain regions;
forming an interlayer insulating film on said semiconductor substrate, on said second material layer and on said gate side wall insulating film; followed by removing said interlayer insulating film until said second material layer is exposed;
removing said first and second material layers to form a groove;
introducing an impurity through said groove into said semiconductor substrate to form a second diffusion layer apart from said extension region within that portion of said semiconductor substrate which is positioned below said groove;
forming a gate insulating film on that portion of said semiconductor substrate which is positioned within said groove; and
forming a gate electrode on said gate insulating film positioned within said groove.
14. A method of manufacturing a semiconductor device, comprising:
forming a gate insulating film on a semiconductor substrate;
forming a second material layer comprising a predetermined shape on said gate insulating film;
thermally oxidizing said second material layer and said semiconductor substrate to form a first insulating film on an upper surface and a side surface of said second material layer and to increase a thickness in a portion of said gate insulating film;
partly removing said first insulating film and said gate insulating film to form a first gate side wall insulating film on the side surface of said second material layer and to form a second insulating film portion of said gate insulating film positioned below both edges of said second material layer comprising a thickness larger than a thickness of the first insulating film portion of said gate insulating film below a central portion of said second material layer;
introducing an impurity into said semiconductor substrate with said second material layer and said first gate side wall insulating film used as a mask to form an extension region;
forming a second gate side wall insulating film on a side surface of said first gate side wall insulating film;
introducing an impurity into said semiconductor substrate with said second material layer and said first and second gate side wall insulating films used as a mask to form source-drain regions;
forming an interlayer insulating film on said semiconductor substrate, said second material layer and said first and second gate side wall insulating films, followed by removing said interlayer insulating film until said second material layer is exposed;
removing said second material layer to form a groove;
introducing an impurity through said groove into said semiconductor substrate to form a second diffusion layer apart from said extension region within that portion of said semiconductor substrate which is positioned below said first insulating film portion; and
forming a gate electrode on said gate insulating film positioned within said groove.
15. The method of manufacturing a semiconductor device according to claim 13, further comprising forming a third diffusion layer below said extension region and said second diffusion layer by introducing an impurity through said groove into said semiconductor substrate after formation of said second diffusion layer.
16. The method of manufacturing a semiconductor device according to claim 15, wherein said third diffusion layer includes a first diffusion portion formed below said extension region and a second diffusion portion formed below said second diffusion layer, a distance of a peak portion of the impurity concentration in said first diffusion portion from a surface of said semiconductor substrate being smaller than a distance of a peak portion of the impurity concentration in said second diffusion portion from the surface of said semiconductor substrate.
17. The method of manufacturing a semiconductor device according to claim 13, wherein a conductivity type of said second diffusion layer is opposite the conductivity type of said semiconductor substrate.
18. The method of manufacturing a semiconductor device according to claim 14, wherein a conductivity type of said second diffusion layer is opposite the conductivity type of said semiconductor substrate.
19. The method of manufacturing a semiconductor device according to claim 15, wherein a conductivity type of said third diffusion layer is equal to the conductivity type of said semiconductor substrate.
20. The method of manufacturing a semiconductor device according to claim 14, wherein said first material layer is thicker than said gate insulating film.
21. The method of manufacturing a semiconductor device according to claim 13, wherein said gate insulating film is thinner than said first side wall portion.
US10/602,066 2001-03-29 2003-06-24 Semiconductor device comprising buried channel region and method for manufacturing the same Abandoned US20040084731A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/602,066 US20040084731A1 (en) 2001-03-29 2003-06-24 Semiconductor device comprising buried channel region and method for manufacturing the same
US11/727,735 US7288470B2 (en) 2001-03-29 2007-03-28 Semiconductor device comprising buried channel region and method for manufacturing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2001095899A JP3940565B2 (en) 2001-03-29 2001-03-29 Semiconductor device and manufacturing method thereof
JP2001-095899 2001-03-29
US10/101,950 US6642581B2 (en) 2001-03-29 2002-03-21 Semiconductor device comprising buried channel region
US10/602,066 US20040084731A1 (en) 2001-03-29 2003-06-24 Semiconductor device comprising buried channel region and method for manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/101,950 Division US6642581B2 (en) 2001-03-29 2002-03-21 Semiconductor device comprising buried channel region

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/727,735 Division US7288470B2 (en) 2001-03-29 2007-03-28 Semiconductor device comprising buried channel region and method for manufacturing the same

Publications (1)

Publication Number Publication Date
US20040084731A1 true US20040084731A1 (en) 2004-05-06

Family

ID=18949889

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/101,950 Expired - Fee Related US6642581B2 (en) 2001-03-29 2002-03-21 Semiconductor device comprising buried channel region
US10/602,066 Abandoned US20040084731A1 (en) 2001-03-29 2003-06-24 Semiconductor device comprising buried channel region and method for manufacturing the same
US11/727,735 Expired - Fee Related US7288470B2 (en) 2001-03-29 2007-03-28 Semiconductor device comprising buried channel region and method for manufacturing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/101,950 Expired - Fee Related US6642581B2 (en) 2001-03-29 2002-03-21 Semiconductor device comprising buried channel region

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/727,735 Expired - Fee Related US7288470B2 (en) 2001-03-29 2007-03-28 Semiconductor device comprising buried channel region and method for manufacturing the same

Country Status (2)

Country Link
US (3) US6642581B2 (en)
JP (1) JP3940565B2 (en)

Cited By (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060202259A1 (en) * 2005-03-09 2006-09-14 Yoshio Ozawa Semiconductor device and method of fabricating the same
US20100187645A1 (en) * 2005-09-26 2010-07-29 Panasonic Corporation Semiconductor device and method for fabricating the same
US20110074498A1 (en) * 2009-09-30 2011-03-31 Suvolta, Inc. Electronic Devices and Systems, and Methods for Making and Using the Same
US20110121318A1 (en) * 2006-06-29 2011-05-26 Mrinal Kanti Das Silicon Carbide Switching Devices Including P-Type Channels
US20110127589A1 (en) * 2009-12-02 2011-06-02 Yi-Wei Chen Semiconductor structure haivng a metal gate and method of forming the same
US8377783B2 (en) 2010-09-30 2013-02-19 Suvolta, Inc. Method for reducing punch-through in a transistor device
US8400219B2 (en) 2011-03-24 2013-03-19 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US8404551B2 (en) 2010-12-03 2013-03-26 Suvolta, Inc. Source/drain extension control for advanced transistors
US8421162B2 (en) 2009-09-30 2013-04-16 Suvolta, Inc. Advanced transistors with punch through suppression
US8461875B1 (en) 2011-02-18 2013-06-11 Suvolta, Inc. Digital circuits having improved transistors, and methods therefor
US8525271B2 (en) 2011-03-03 2013-09-03 Suvolta, Inc. Semiconductor structure with improved channel stack and method for fabrication thereof
US8530286B2 (en) 2010-04-12 2013-09-10 Suvolta, Inc. Low power semiconductor transistor structure and method of fabrication thereof
US8569156B1 (en) 2011-05-16 2013-10-29 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US8569128B2 (en) 2010-06-21 2013-10-29 Suvolta, Inc. Semiconductor structure and method of fabrication thereof with mixed metal types
US8599623B1 (en) 2011-12-23 2013-12-03 Suvolta, Inc. Circuits and methods for measuring circuit elements in an integrated circuit device
US8614128B1 (en) 2011-08-23 2013-12-24 Suvolta, Inc. CMOS structures and processes based on selective thinning
US8629016B1 (en) 2011-07-26 2014-01-14 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8637955B1 (en) 2012-08-31 2014-01-28 Suvolta, Inc. Semiconductor structure with reduced junction leakage and method of fabrication thereof
US8645878B1 (en) 2011-08-23 2014-02-04 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US8713511B1 (en) 2011-09-16 2014-04-29 Suvolta, Inc. Tools and methods for yield-aware semiconductor manufacturing process target generation
US8735987B1 (en) 2011-06-06 2014-05-27 Suvolta, Inc. CMOS gate stack structures and processes
US8748986B1 (en) 2011-08-05 2014-06-10 Suvolta, Inc. Electronic device with controlled threshold voltage
US8748270B1 (en) 2011-03-30 2014-06-10 Suvolta, Inc. Process for manufacturing an improved analog transistor
US8759872B2 (en) 2010-06-22 2014-06-24 Suvolta, Inc. Transistor with threshold voltage set notch and method of fabrication thereof
US8796048B1 (en) 2011-05-11 2014-08-05 Suvolta, Inc. Monitoring and measurement of thin film layers
US8811068B1 (en) 2011-05-13 2014-08-19 Suvolta, Inc. Integrated circuit devices and methods
US8819603B1 (en) 2011-12-15 2014-08-26 Suvolta, Inc. Memory circuits and methods of making and designing the same
US8816754B1 (en) 2012-11-02 2014-08-26 Suvolta, Inc. Body bias circuits and methods
US8863064B1 (en) 2012-03-23 2014-10-14 Suvolta, Inc. SRAM cell layout structure and devices therefrom
US8877619B1 (en) 2012-01-23 2014-11-04 Suvolta, Inc. Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US8883600B1 (en) 2011-12-22 2014-11-11 Suvolta, Inc. Transistor having reduced junction leakage and methods of forming thereof
US8895327B1 (en) 2011-12-09 2014-11-25 Suvolta, Inc. Tipless transistors, short-tip transistors, and methods and circuits therefor
US20150031212A1 (en) * 2004-09-01 2015-01-29 Micron Technology, Inc. Method for obtaining extreme selectivity of metal nitrides and metal oxides
US8970289B1 (en) 2012-01-23 2015-03-03 Suvolta, Inc. Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US8976575B1 (en) 2013-08-29 2015-03-10 Suvolta, Inc. SRAM performance monitor
US8988153B1 (en) 2013-03-09 2015-03-24 Suvolta, Inc. Ring oscillator with NMOS or PMOS variation insensitivity
US8995204B2 (en) 2011-06-23 2015-03-31 Suvolta, Inc. Circuit devices and methods having adjustable transistor body bias
US8994415B1 (en) 2013-03-01 2015-03-31 Suvolta, Inc. Multiple VDD clock buffer
US8999861B1 (en) 2011-05-11 2015-04-07 Suvolta, Inc. Semiconductor structure with substitutional boron and method for fabrication thereof
US9041126B2 (en) 2012-09-21 2015-05-26 Mie Fujitsu Semiconductor Limited Deeply depleted MOS transistors having a screening layer and methods thereof
US9054219B1 (en) 2011-08-05 2015-06-09 Mie Fujitsu Semiconductor Limited Semiconductor devices having fin structures and fabrication methods thereof
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
US9093997B1 (en) 2012-11-15 2015-07-28 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9093550B1 (en) 2012-01-31 2015-07-28 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9112495B1 (en) 2013-03-15 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit device body bias circuits and methods
US9112057B1 (en) 2012-09-18 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor devices with dopant migration suppression and method of fabrication thereof
US9112484B1 (en) 2012-12-20 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9236466B1 (en) 2011-10-07 2016-01-12 Mie Fujitsu Semiconductor Limited Analog circuits having improved insulated gate transistors, and methods therefor
US9268885B1 (en) 2013-02-28 2016-02-23 Mie Fujitsu Semiconductor Limited Integrated circuit device methods and models with predicted device metric variations
US9299801B1 (en) 2013-03-14 2016-03-29 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9299698B2 (en) 2012-06-27 2016-03-29 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US9319013B2 (en) 2014-08-19 2016-04-19 Mie Fujitsu Semiconductor Limited Operational amplifier input offset correction with transistor threshold voltage adjustment
US9406567B1 (en) 2012-02-28 2016-08-02 Mie Fujitsu Semiconductor Limited Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
US9431068B2 (en) 2012-10-31 2016-08-30 Mie Fujitsu Semiconductor Limited Dynamic random access memory (DRAM) with low variation transistor peripheral circuits
US9449967B1 (en) 2013-03-15 2016-09-20 Fujitsu Semiconductor Limited Transistor array structure
US9478571B1 (en) 2013-05-24 2016-10-25 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9710006B2 (en) 2014-07-25 2017-07-18 Mie Fujitsu Semiconductor Limited Power up body bias circuits and methods
US20190109132A1 (en) * 2017-04-10 2019-04-11 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method thereof

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6867103B1 (en) * 2002-05-24 2005-03-15 Taiwan Semiconductor Manufacturing Company Method of fabricating an ESD device on SOI
JP2004014911A (en) * 2002-06-10 2004-01-15 Renesas Technology Corp Semiconductor device and method of manufacturing the same
KR100439034B1 (en) * 2002-08-02 2004-07-03 삼성전자주식회사 Bitline of semiconductor device with leakage current protection and method for forming the same
US6756619B2 (en) * 2002-08-26 2004-06-29 Micron Technology, Inc. Semiconductor constructions
TW589669B (en) * 2002-09-25 2004-06-01 Nanya Technology Corp Gate with dual gate dielectric layer and method thereof
US6734072B1 (en) * 2003-03-05 2004-05-11 Chartered Semiconductor Manufacturing Ltd. Method of fabricating a MOSFET device using a spike rapid thermal oxidation procedure
US6909151B2 (en) 2003-06-27 2005-06-21 Intel Corporation Nonplanar device with stress incorporation layer and method of fabrication
US7456476B2 (en) * 2003-06-27 2008-11-25 Intel Corporation Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
DE10333776B4 (en) * 2003-07-24 2005-06-30 Infineon Technologies Ag Method for producing a gate structure of a FET
TWI226659B (en) * 2003-11-17 2005-01-11 Macronix Int Co Ltd Method of fabricating a contact
US7332421B2 (en) * 2003-12-31 2008-02-19 Dongbu Electronics Co., Ltd. Method of fabricating gate electrode of semiconductor device
US7154118B2 (en) 2004-03-31 2006-12-26 Intel Corporation Bulk non-planar transistor having strained enhanced mobility and methods of fabrication
KR100613371B1 (en) * 2004-04-23 2006-08-17 동부일렉트로닉스 주식회사 Semiconductor device and manufacturing method
US7161203B2 (en) * 2004-06-04 2007-01-09 Micron Technology, Inc. Gated field effect device comprising gate dielectric having different K regions
US7042009B2 (en) 2004-06-30 2006-05-09 Intel Corporation High mobility tri-gate devices and methods of fabrication
US7348284B2 (en) * 2004-08-10 2008-03-25 Intel Corporation Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow
US7422946B2 (en) 2004-09-29 2008-09-09 Intel Corporation Independently accessed double-gate and tri-gate transistors in same process flow
US20060086977A1 (en) 2004-10-25 2006-04-27 Uday Shah Nonplanar device with thinned lower body portion and method of fabrication
US20060166417A1 (en) 2005-01-27 2006-07-27 International Business Machines Corporation Transistor having high mobility channel and methods
US7518196B2 (en) 2005-02-23 2009-04-14 Intel Corporation Field effect transistor with narrow bandgap source and drain regions and method of fabrication
US20060202266A1 (en) 2005-03-14 2006-09-14 Marko Radosavljevic Field effect transistor with metal source/drain regions
US7858481B2 (en) 2005-06-15 2010-12-28 Intel Corporation Method for fabricating transistor with thinned channel
US7547637B2 (en) 2005-06-21 2009-06-16 Intel Corporation Methods for patterning a semiconductor film
US7279375B2 (en) 2005-06-30 2007-10-09 Intel Corporation Block contact architectures for nanoscale channel transistors
US7402875B2 (en) 2005-08-17 2008-07-22 Intel Corporation Lateral undercut of metal gate in SOI device
US20070090416A1 (en) 2005-09-28 2007-04-26 Doyle Brian S CMOS devices with a single work function gate electrode and method of fabrication
US7485503B2 (en) 2005-11-30 2009-02-03 Intel Corporation Dielectric interface for group III-V semiconductor device
KR100707678B1 (en) * 2005-12-29 2007-04-13 동부일렉트로닉스 주식회사 Gate structure of semiconductor device and manufacturing method thereof
US8143646B2 (en) 2006-08-02 2012-03-27 Intel Corporation Stacking fault and twin blocking barrier for integrating III-V on Si
KR100769256B1 (en) * 2006-10-02 2007-10-22 삼성전자주식회사 Semiconductor device and method of forming the same
KR100817093B1 (en) * 2007-03-16 2008-03-26 삼성전자주식회사 Semiconductor Device Including Island Region
US8362566B2 (en) 2008-06-23 2013-01-29 Intel Corporation Stress in trigate devices using complimentary gate fill materials
KR20110092836A (en) * 2010-02-10 2011-08-18 삼성전자주식회사 Semiconductor device and manufacturing method thereof
DE102010003555B4 (en) * 2010-03-31 2019-12-24 Globalfoundries Dresden Module One Llc & Co. Kg Aluminum fuses in a semiconductor device that has metal gate electrode structures
US20120267724A1 (en) * 2011-04-20 2012-10-25 Globalfoundries Inc. Mos semiconductor device and methods for its fabrication
CN102800593B (en) * 2011-05-25 2016-03-16 中芯国际集成电路制造(上海)有限公司 Transistor forming method
US8592264B2 (en) * 2011-12-21 2013-11-26 International Business Machines Corporation Source-drain extension formation in replacement metal gate transistor device
US9136784B2 (en) * 2012-03-20 2015-09-15 GM Global Technology Operations LLC Universal control unit for brushed or brushless DC motor
US8704332B2 (en) 2012-06-13 2014-04-22 International Business Machines Corporation Metal oxide semiconductor field effect transistor (MOSFET) gate termination
CN103531455B (en) * 2012-07-03 2017-06-06 中国科学院微电子研究所 Semiconductor device and method for manufacturing the same
EP3179514B1 (en) * 2015-12-11 2024-01-24 IMEC vzw Transistor device with reduced hot carrier injection effect
DE112016006691T5 (en) * 2016-04-01 2018-12-06 Intel Corporation Transistor Gate Trenching processing to reduce capacitance and resistance
US10714621B2 (en) * 2016-12-14 2020-07-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method of forming doped channel thereof
US10276679B2 (en) * 2017-05-30 2019-04-30 Vanguard International Semiconductor Corporation Semiconductor device and method for manufacturing the same
JP2021150591A (en) 2020-03-23 2021-09-27 キオクシア株式会社 Semiconductor device
CN113823677B (en) 2020-06-18 2023-12-26 联华电子股份有限公司 Metal oxide semiconductor field effect transistor with buried gate channel and manufacturing method thereof
US11469307B2 (en) 2020-09-29 2022-10-11 Taiwan Semiconductor Manufacturing Company, Ltd. Thicker corner of a gate dielectric structure around a recessed gate electrode for an MV device

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5181090A (en) * 1988-05-25 1993-01-19 Seiko Epson Corporation High voltage cmos devices
US5382533A (en) * 1993-06-18 1995-01-17 Micron Semiconductor, Inc. Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection
US5429956A (en) * 1994-09-30 1995-07-04 United Microelectronics Corporation Method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel
US5767557A (en) * 1994-12-01 1998-06-16 Lucent Technologies Inc. PMOSFETS having indium or gallium doped buried channels and n+polysilicon gates and CMOS devices fabricated therefrom
US5838044A (en) * 1995-12-12 1998-11-17 Advanced Micro Devices Integrated circuit having improved polysilicon resistor structures
US5856225A (en) * 1997-11-24 1999-01-05 Chartered Semiconductor Manufacturing Ltd Creation of a self-aligned, ion implanted channel region, after source and drain formation
US6087208A (en) * 1998-03-31 2000-07-11 Advanced Micro Devices, Inc. Method for increasing gate capacitance by using both high and low dielectric gate material
US6225661B1 (en) * 1998-09-02 2001-05-01 Advanced Micro Devices, Inc. MOS transistor with stepped gate insulator
US6319807B1 (en) * 2000-02-07 2001-11-20 United Microelectronics Corp. Method for forming a semiconductor device by using reverse-offset spacer process
US6353249B1 (en) * 2000-02-14 2002-03-05 International Businsess Machines Corporation MOSFET with high dielectric constant gate insulator and minimum overlap capacitance
US6399469B1 (en) * 2000-07-10 2002-06-04 Advanced Micro Devices, Inc. Fabrication of a notched gate structure for a field effect transistor using a single patterning and etch process
US6472284B2 (en) * 2000-08-31 2002-10-29 Hynix Semiconductor, Inc. Method for fabricating a MOSFET having a thick and thin pad oxide at the gate sides
US6503844B2 (en) * 2001-06-06 2003-01-07 Infineon Technologies, Ag Notched gate configuration for high performance integrated circuits

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2992312B2 (en) 1990-07-09 1999-12-20 株式会社東芝 Semiconductor device
JPH1065167A (en) 1996-02-13 1998-03-06 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
JP3530026B2 (en) 1997-06-30 2004-05-24 株式会社東芝 Semiconductor device and manufacturing method thereof
JPH11163323A (en) 1997-11-26 1999-06-18 Toshiba Corp Semiconductor device and manufacture thereof
JP2001007323A (en) 1999-06-25 2001-01-12 Sanyo Electric Co Ltd Manufacture of semiconductor device
TW543102B (en) * 2000-01-04 2003-07-21 Taiwan Semiconductor Mfg Manufacturing method of metal-oxide-semiconductor device
KR100372643B1 (en) * 2000-06-30 2003-02-17 주식회사 하이닉스반도체 Method for manufacturing semiconductor device using damascene process

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5181090A (en) * 1988-05-25 1993-01-19 Seiko Epson Corporation High voltage cmos devices
US5382533A (en) * 1993-06-18 1995-01-17 Micron Semiconductor, Inc. Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection
US5429956A (en) * 1994-09-30 1995-07-04 United Microelectronics Corporation Method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel
US5767557A (en) * 1994-12-01 1998-06-16 Lucent Technologies Inc. PMOSFETS having indium or gallium doped buried channels and n+polysilicon gates and CMOS devices fabricated therefrom
US5838044A (en) * 1995-12-12 1998-11-17 Advanced Micro Devices Integrated circuit having improved polysilicon resistor structures
US5856225A (en) * 1997-11-24 1999-01-05 Chartered Semiconductor Manufacturing Ltd Creation of a self-aligned, ion implanted channel region, after source and drain formation
US6087208A (en) * 1998-03-31 2000-07-11 Advanced Micro Devices, Inc. Method for increasing gate capacitance by using both high and low dielectric gate material
US6225661B1 (en) * 1998-09-02 2001-05-01 Advanced Micro Devices, Inc. MOS transistor with stepped gate insulator
US6319807B1 (en) * 2000-02-07 2001-11-20 United Microelectronics Corp. Method for forming a semiconductor device by using reverse-offset spacer process
US6353249B1 (en) * 2000-02-14 2002-03-05 International Businsess Machines Corporation MOSFET with high dielectric constant gate insulator and minimum overlap capacitance
US6399469B1 (en) * 2000-07-10 2002-06-04 Advanced Micro Devices, Inc. Fabrication of a notched gate structure for a field effect transistor using a single patterning and etch process
US6472284B2 (en) * 2000-08-31 2002-10-29 Hynix Semiconductor, Inc. Method for fabricating a MOSFET having a thick and thin pad oxide at the gate sides
US6503844B2 (en) * 2001-06-06 2003-01-07 Infineon Technologies, Ag Notched gate configuration for high performance integrated circuits

Cited By (132)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150031212A1 (en) * 2004-09-01 2015-01-29 Micron Technology, Inc. Method for obtaining extreme selectivity of metal nitrides and metal oxides
US20090269894A1 (en) * 2005-03-09 2009-10-29 Kabushiki Kaisha Toshiba Semiconductor device and method of fabricating the same cross-reference to related applications
US20060202259A1 (en) * 2005-03-09 2006-09-14 Yoshio Ozawa Semiconductor device and method of fabricating the same
US8026133B2 (en) 2005-03-09 2011-09-27 Kabushiki Kaisha Toshiba Method of fabricating a semiconductor device with a non-uniform gate insulating film
US20100187645A1 (en) * 2005-09-26 2010-07-29 Panasonic Corporation Semiconductor device and method for fabricating the same
US8035174B2 (en) * 2005-09-26 2011-10-11 Panasonic Corporation Semiconductor device and method for fabricating the same
US9552997B2 (en) * 2006-06-29 2017-01-24 Cree, Inc. Silicon carbide switching devices including P-type channels
US20110121318A1 (en) * 2006-06-29 2011-05-26 Mrinal Kanti Das Silicon Carbide Switching Devices Including P-Type Channels
US8273617B2 (en) 2009-09-30 2012-09-25 Suvolta, Inc. Electronic devices and systems, and methods for making and using the same
US10074568B2 (en) 2009-09-30 2018-09-11 Mie Fujitsu Semiconductor Limited Electronic devices and systems, and methods for making and using same
US20110074498A1 (en) * 2009-09-30 2011-03-31 Suvolta, Inc. Electronic Devices and Systems, and Methods for Making and Using the Same
US9508800B2 (en) 2009-09-30 2016-11-29 Mie Fujitsu Semiconductor Limited Advanced transistors with punch through suppression
US8421162B2 (en) 2009-09-30 2013-04-16 Suvolta, Inc. Advanced transistors with punch through suppression
US9263523B2 (en) 2009-09-30 2016-02-16 Mie Fujitsu Semiconductor Limited Advanced transistors with punch through suppression
US8975128B2 (en) 2009-09-30 2015-03-10 Suvolta, Inc. Electronic devices and systems, and methods for making and using the same
US10217668B2 (en) 2009-09-30 2019-02-26 Mie Fujitsu Semiconductor Limited Electronic devices and systems, and methods for making and using the same
US8541824B2 (en) 2009-09-30 2013-09-24 Suvolta, Inc. Electronic devices and systems, and methods for making and using the same
US10224244B2 (en) 2009-09-30 2019-03-05 Mie Fujitsu Semiconductor Limited Electronic devices and systems, and methods for making and using the same
US11887895B2 (en) 2009-09-30 2024-01-30 United Semiconductor Japan Co., Ltd. Electronic devices and systems, and methods for making and using the same
US10325986B2 (en) 2009-09-30 2019-06-18 Mie Fujitsu Semiconductor Limited Advanced transistors with punch through suppression
US11062950B2 (en) 2009-09-30 2021-07-13 United Semiconductor Japan Co., Ltd. Electronic devices and systems, and methods for making and using the same
US8604527B2 (en) 2009-09-30 2013-12-10 Suvolta, Inc. Electronic devices and systems, and methods for making and using the same
US8604530B2 (en) 2009-09-30 2013-12-10 Suvolta, Inc. Electronic devices and systems, and methods for making and using the same
US9397189B2 (en) 2009-12-02 2016-07-19 United Microelectronics Corp. Semiconductor structure having a metal gate with side wall spacers
US20110127589A1 (en) * 2009-12-02 2011-06-02 Yi-Wei Chen Semiconductor structure haivng a metal gate and method of forming the same
US9048254B2 (en) * 2009-12-02 2015-06-02 United Microelectronics Corp. Semiconductor structure having a metal gate with side wall spacers
US9865596B2 (en) 2010-04-12 2018-01-09 Mie Fujitsu Semiconductor Limited Low power semiconductor transistor structure and method of fabrication thereof
US8530286B2 (en) 2010-04-12 2013-09-10 Suvolta, Inc. Low power semiconductor transistor structure and method of fabrication thereof
US9496261B2 (en) 2010-04-12 2016-11-15 Mie Fujitsu Semiconductor Limited Low power semiconductor transistor structure and method of fabrication thereof
US8569128B2 (en) 2010-06-21 2013-10-29 Suvolta, Inc. Semiconductor structure and method of fabrication thereof with mixed metal types
US9224733B2 (en) 2010-06-21 2015-12-29 Mie Fujitsu Semiconductor Limited Semiconductor structure and method of fabrication thereof with mixed metal types
US9418987B2 (en) 2010-06-22 2016-08-16 Mie Fujitsu Semiconductor Limited Transistor with threshold voltage set notch and method of fabrication thereof
US9922977B2 (en) 2010-06-22 2018-03-20 Mie Fujitsu Semiconductor Limited Transistor with threshold voltage set notch and method of fabrication thereof
US8759872B2 (en) 2010-06-22 2014-06-24 Suvolta, Inc. Transistor with threshold voltage set notch and method of fabrication thereof
US8377783B2 (en) 2010-09-30 2013-02-19 Suvolta, Inc. Method for reducing punch-through in a transistor device
US8686511B2 (en) 2010-12-03 2014-04-01 Suvolta, Inc. Source/drain extension control for advanced transistors
US8563384B2 (en) 2010-12-03 2013-10-22 Suvolta, Inc. Source/drain extension control for advanced transistors
US9006843B2 (en) 2010-12-03 2015-04-14 Suvolta, Inc. Source/drain extension control for advanced transistors
US8404551B2 (en) 2010-12-03 2013-03-26 Suvolta, Inc. Source/drain extension control for advanced transistors
US9838012B2 (en) 2011-02-18 2017-12-05 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US9680470B2 (en) 2011-02-18 2017-06-13 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US9184750B1 (en) 2011-02-18 2015-11-10 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US8461875B1 (en) 2011-02-18 2013-06-11 Suvolta, Inc. Digital circuits having improved transistors, and methods therefor
US9985631B2 (en) 2011-02-18 2018-05-29 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US10250257B2 (en) 2011-02-18 2019-04-02 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US9111785B2 (en) 2011-03-03 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor structure with improved channel stack and method for fabrication thereof
US8525271B2 (en) 2011-03-03 2013-09-03 Suvolta, Inc. Semiconductor structure with improved channel stack and method for fabrication thereof
US9231541B2 (en) 2011-03-24 2016-01-05 Mie Fujitsu Semiconductor Limited Analog circuits having improved transistors, and methods therefor
US8847684B2 (en) 2011-03-24 2014-09-30 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US8400219B2 (en) 2011-03-24 2013-03-19 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US9093469B2 (en) 2011-03-30 2015-07-28 Mie Fujitsu Semiconductor Limited Analog transistor
US8748270B1 (en) 2011-03-30 2014-06-10 Suvolta, Inc. Process for manufacturing an improved analog transistor
US8796048B1 (en) 2011-05-11 2014-08-05 Suvolta, Inc. Monitoring and measurement of thin film layers
US8999861B1 (en) 2011-05-11 2015-04-07 Suvolta, Inc. Semiconductor structure with substitutional boron and method for fabrication thereof
US9362291B1 (en) 2011-05-13 2016-06-07 Mie Fujitsu Semiconductor Limited Integrated circuit devices and methods
US9966130B2 (en) 2011-05-13 2018-05-08 Mie Fujitsu Semiconductor Limited Integrated circuit devices and methods
US8811068B1 (en) 2011-05-13 2014-08-19 Suvolta, Inc. Integrated circuit devices and methods
US9741428B2 (en) 2011-05-13 2017-08-22 Mie Fujitsu Semiconductor Limited Integrated circuit devices and methods
US9514940B2 (en) 2011-05-16 2016-12-06 Mie Fujitsu Semiconductor Limited Reducing or eliminating pre-amorphization in transistor manufacture
US9793172B2 (en) 2011-05-16 2017-10-17 Mie Fujitsu Semiconductor Limited Reducing or eliminating pre-amorphization in transistor manufacture
US8569156B1 (en) 2011-05-16 2013-10-29 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US8937005B2 (en) 2011-05-16 2015-01-20 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US9508728B2 (en) 2011-06-06 2016-11-29 Mie Fujitsu Semiconductor Limited CMOS gate stack structures and processes
US9281248B1 (en) 2011-06-06 2016-03-08 Mie Fujitsu Semiconductor Limited CMOS gate stack structures and processes
US8735987B1 (en) 2011-06-06 2014-05-27 Suvolta, Inc. CMOS gate stack structures and processes
US8995204B2 (en) 2011-06-23 2015-03-31 Suvolta, Inc. Circuit devices and methods having adjustable transistor body bias
US8916937B1 (en) 2011-07-26 2014-12-23 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8653604B1 (en) 2011-07-26 2014-02-18 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8629016B1 (en) 2011-07-26 2014-01-14 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8748986B1 (en) 2011-08-05 2014-06-10 Suvolta, Inc. Electronic device with controlled threshold voltage
US8963249B1 (en) 2011-08-05 2015-02-24 Suvolta, Inc. Electronic device with controlled threshold voltage
US9054219B1 (en) 2011-08-05 2015-06-09 Mie Fujitsu Semiconductor Limited Semiconductor devices having fin structures and fabrication methods thereof
US8806395B1 (en) 2011-08-23 2014-08-12 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US9117746B1 (en) 2011-08-23 2015-08-25 Mie Fujitsu Semiconductor Limited Porting a circuit design from a first semiconductor process to a second semiconductor process
US8645878B1 (en) 2011-08-23 2014-02-04 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US8614128B1 (en) 2011-08-23 2013-12-24 Suvolta, Inc. CMOS structures and processes based on selective thinning
US9391076B1 (en) 2011-08-23 2016-07-12 Mie Fujitsu Semiconductor Limited CMOS structures and processes based on selective thinning
US8713511B1 (en) 2011-09-16 2014-04-29 Suvolta, Inc. Tools and methods for yield-aware semiconductor manufacturing process target generation
US9236466B1 (en) 2011-10-07 2016-01-12 Mie Fujitsu Semiconductor Limited Analog circuits having improved insulated gate transistors, and methods therefor
US8895327B1 (en) 2011-12-09 2014-11-25 Suvolta, Inc. Tipless transistors, short-tip transistors, and methods and circuits therefor
US9953974B2 (en) 2011-12-09 2018-04-24 Mie Fujitsu Semiconductor Limited Tipless transistors, short-tip transistors, and methods and circuits therefor
US11145647B2 (en) 2011-12-09 2021-10-12 United Semiconductor Japan Co., Ltd. Tipless transistors, short-tip transistors, and methods and circuits therefor
US10573644B2 (en) 2011-12-09 2020-02-25 Mie Fujitsu Semiconductor Limited Tipless transistors, short-tip transistors, and methods and circuits therefor
US9583484B2 (en) 2011-12-09 2017-02-28 Mie Fujitsu Semiconductor Limited Tipless transistors, short-tip transistors, and methods and circuits therefor
US9385121B1 (en) 2011-12-09 2016-07-05 Mie Fujitsu Semiconductor Limited Tipless transistors, short-tip transistors, and methods and circuits therefor
US8819603B1 (en) 2011-12-15 2014-08-26 Suvolta, Inc. Memory circuits and methods of making and designing the same
US9368624B2 (en) 2011-12-22 2016-06-14 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor with reduced junction leakage current
US9196727B2 (en) 2011-12-22 2015-11-24 Mie Fujitsu Semiconductor Limited High uniformity screen and epitaxial layers for CMOS devices
US8883600B1 (en) 2011-12-22 2014-11-11 Suvolta, Inc. Transistor having reduced junction leakage and methods of forming thereof
US9297850B1 (en) 2011-12-23 2016-03-29 Mie Fujitsu Semiconductor Limited Circuits and methods for measuring circuit elements in an integrated circuit device
US8599623B1 (en) 2011-12-23 2013-12-03 Suvolta, Inc. Circuits and methods for measuring circuit elements in an integrated circuit device
US8970289B1 (en) 2012-01-23 2015-03-03 Suvolta, Inc. Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US8877619B1 (en) 2012-01-23 2014-11-04 Suvolta, Inc. Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US9385047B2 (en) 2012-01-31 2016-07-05 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9093550B1 (en) 2012-01-31 2015-07-28 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9406567B1 (en) 2012-02-28 2016-08-02 Mie Fujitsu Semiconductor Limited Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
US9424385B1 (en) 2012-03-23 2016-08-23 Mie Fujitsu Semiconductor Limited SRAM cell layout structure and devices therefrom
US8863064B1 (en) 2012-03-23 2014-10-14 Suvolta, Inc. SRAM cell layout structure and devices therefrom
US9299698B2 (en) 2012-06-27 2016-03-29 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US10217838B2 (en) 2012-06-27 2019-02-26 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US10014387B2 (en) 2012-06-27 2018-07-03 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US9812550B2 (en) 2012-06-27 2017-11-07 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US9105711B2 (en) 2012-08-31 2015-08-11 Mie Fujitsu Semiconductor Limited Semiconductor structure with reduced junction leakage and method of fabrication thereof
US8637955B1 (en) 2012-08-31 2014-01-28 Suvolta, Inc. Semiconductor structure with reduced junction leakage and method of fabrication thereof
US9112057B1 (en) 2012-09-18 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor devices with dopant migration suppression and method of fabrication thereof
US9041126B2 (en) 2012-09-21 2015-05-26 Mie Fujitsu Semiconductor Limited Deeply depleted MOS transistors having a screening layer and methods thereof
US9431068B2 (en) 2012-10-31 2016-08-30 Mie Fujitsu Semiconductor Limited Dynamic random access memory (DRAM) with low variation transistor peripheral circuits
US9154123B1 (en) 2012-11-02 2015-10-06 Mie Fujitsu Semiconductor Limited Body bias circuits and methods
US8816754B1 (en) 2012-11-02 2014-08-26 Suvolta, Inc. Body bias circuits and methods
US9319034B2 (en) 2012-11-15 2016-04-19 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9093997B1 (en) 2012-11-15 2015-07-28 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
US9276561B2 (en) 2012-12-20 2016-03-01 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9112484B1 (en) 2012-12-20 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9268885B1 (en) 2013-02-28 2016-02-23 Mie Fujitsu Semiconductor Limited Integrated circuit device methods and models with predicted device metric variations
US8994415B1 (en) 2013-03-01 2015-03-31 Suvolta, Inc. Multiple VDD clock buffer
US8988153B1 (en) 2013-03-09 2015-03-24 Suvolta, Inc. Ring oscillator with NMOS or PMOS variation insensitivity
US9893148B2 (en) 2013-03-14 2018-02-13 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9577041B2 (en) 2013-03-14 2017-02-21 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9299801B1 (en) 2013-03-14 2016-03-29 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9449967B1 (en) 2013-03-15 2016-09-20 Fujitsu Semiconductor Limited Transistor array structure
US9548086B2 (en) 2013-03-15 2017-01-17 Mie Fujitsu Semiconductor Limited Integrated circuit device body bias circuits and methods
US9853019B2 (en) 2013-03-15 2017-12-26 Mie Fujitsu Semiconductor Limited Integrated circuit device body bias circuits and methods
US9112495B1 (en) 2013-03-15 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit device body bias circuits and methods
US9478571B1 (en) 2013-05-24 2016-10-25 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9991300B2 (en) 2013-05-24 2018-06-05 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9786703B2 (en) 2013-05-24 2017-10-10 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US8976575B1 (en) 2013-08-29 2015-03-10 Suvolta, Inc. SRAM performance monitor
US9710006B2 (en) 2014-07-25 2017-07-18 Mie Fujitsu Semiconductor Limited Power up body bias circuits and methods
US9319013B2 (en) 2014-08-19 2016-04-19 Mie Fujitsu Semiconductor Limited Operational amplifier input offset correction with transistor threshold voltage adjustment
US20190109132A1 (en) * 2017-04-10 2019-04-11 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method thereof
US10991688B2 (en) * 2017-04-10 2021-04-27 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and manufacturing method thereof

Also Published As

Publication number Publication date
JP2002299608A (en) 2002-10-11
JP3940565B2 (en) 2007-07-04
US7288470B2 (en) 2007-10-30
US20070184623A1 (en) 2007-08-09
US6642581B2 (en) 2003-11-04
US20020142529A1 (en) 2002-10-03

Similar Documents

Publication Publication Date Title
US6642581B2 (en) Semiconductor device comprising buried channel region
US5371024A (en) Semiconductor device and process for manufacturing the same
US6737308B2 (en) Semiconductor device having LDD-type source/drain regions and fabrication method thereof
US7301208B2 (en) Semiconductor device and method for fabricating the same
US7297994B2 (en) Semiconductor device having a retrograde dopant profile in a channel region
KR100296004B1 (en) Semiconductor device and method for manufacturing the same
US7701010B2 (en) Method of fabricating transistor including buried insulating layer and transistor fabricated using the same
US20070108514A1 (en) Semiconductor device and method of fabricating the same
US20060131656A1 (en) CMOS semiconductor devices having elevated source and drain regions and methods of fabricating the same
JPH11340461A (en) Semiconductor device and fabrication thereof
JP2008192686A (en) Semiconductor device and manufacturing method thereof
US20030032228A1 (en) Lightly doped drain MOS transistor
US20020090787A1 (en) Self-aligned elevated transistor
JP3448546B2 (en) Semiconductor device and manufacturing method thereof
JP2007317796A (en) Semiconductor device and manufacturing method of semiconductor device
US20090162980A1 (en) Method of manufacturing semiconductor device
US6762468B2 (en) Semiconductor device and method of manufacturing the same
JP5060002B2 (en) Manufacturing method of semiconductor device
JP2007005575A (en) Semiconductor device and manufacturing method thereof
US6579765B1 (en) Metal oxide semiconductor field effect transistors
JP2007251194A (en) Semiconductor device and manufacturing method therefor
JPH0964359A (en) Semiconductor device and its manufacture
JP2001024186A (en) Manufacture of semiconductor device
JPH07106557A (en) Semiconductor device and manufacture of the same
JP3714396B2 (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MATSUDA, SATOSHI;AZUMA, ATSUSHI;REEL/FRAME:014239/0479

Effective date: 20020314

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载