+

US20030205767A1 - Dual metal gate CMOS devices - Google Patents

Dual metal gate CMOS devices Download PDF

Info

Publication number
US20030205767A1
US20030205767A1 US10/453,230 US45323003A US2003205767A1 US 20030205767 A1 US20030205767 A1 US 20030205767A1 US 45323003 A US45323003 A US 45323003A US 2003205767 A1 US2003205767 A1 US 2003205767A1
Authority
US
United States
Prior art keywords
metal
depositing
gate
well
cup
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/453,230
Inventor
Yanjun Ma
Yoshi Ono
David Evans
Sheng Hsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Laboratories of America Inc
Original Assignee
Sharp Laboratories of America Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Laboratories of America Inc filed Critical Sharp Laboratories of America Inc
Priority to US10/453,230 priority Critical patent/US20030205767A1/en
Publication of US20030205767A1 publication Critical patent/US20030205767A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0172—Manufacturing their gate conductors
    • H10D84/0177—Manufacturing their gate conductors the gate conductors having different materials or different implants
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/83135—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] the IGFETs characterised by having different gate conductor materials or different gate conductor implants

Definitions

  • This invention relates to MOS transistors and IC fabrication method, and specifically to a dual metal gate CMOS device and the fabrication thereof.
  • Dual metal gate CMOS devices are suggested in the 1999 edition of International Technology Roadmap for Semiconductors, however, that publication neither teaches nor suggests any process for making such devices, nor does it specify materials or parameters for making dual metal gate CMOS devices.
  • CMOS devices use polysilicon as the gate electrode for both the NMOS and the PMOS transistor, wherein N+ polysilicon is used for the NMOS transistor, while P+ polysilicon is used for the PMOS. Because of gate depletion problems associated with polysilicon, replacing the polysilicon with metal is expected to provide a more reliable and efficient CMOS device.
  • metal electrodes there are currently two techniques for placement of metal electrodes in IC devices: one is to use a metal electrode with the Fermi level at the middle of the Si band gap.
  • the second technique is to use dual metal: one metal functions similarly to that of N+ polysilicon in the NMOS transistor, and a second, different metal functions similarly to P+ polysilicon in the PMOS transistor.
  • a method of fabricating a dual metal gate CMOS includes preparing a silicon substrate to form device areas, wherein each device area includes an n-well and a p-well; forming a gate oxide in a gate region and depositing a place-holder gate in each of the n-well and p-well; implanting ions to form a source region and a drain region in each of the n-well and p-well; removing the place-holder gate and gate oxide; depositing a high-k dielectric in the gate region; depositing a first metal in the gate region of the p-well; depositing a second metal in the gate region of each of the n-well and p-well; and insulating and metallizing the structure.
  • a dual metal gate CMOS of the invention includes a substrate having an n-well to form a PMOS transistor and a p-well to form a NMOS transistor, each having a gate region, a source region and a drain region; in the NMOS, a gate including a high-k cup, a first metal cup formed in the high-k cup, and a second metal gate formed in the first metal cup; in the PMOS, a gate including a high-k cup and a second metal gate formed in the high-k cup; wherein the first metal is taken from the group of metals consisting of platinum and iridium; and wherein the second metal is taken from the group of metals consisting of aluminum, zirconium, molybdenum, niobium, thallium, thallium nitride and vanadium.
  • Another object of the invention is to provide a CMOS device wherein polysilicon is not used in the Date region.
  • FIGS. 1 - 7 depict steps in the formation of a dual metal gate CMOS device according to the method of the invention.
  • This invention provides a process for integration of dual metal-gate CMOS devices, and a CMOS device constructed according to the method of the invention.
  • the CMOS device of the invention is formed on a wafer 10 of p-type silicon. Wafer 10 is segmented to provide device isolation by oxide regions 11 and form device areas, one of which is shown generally at 12 . State-of-the-art process are followed to form an n-well 14 for the PMOS transistor, and a p-well 16 for the NMOS transistor.
  • These areas may be formed by, for the PMOS, by implantation of phosphorus ions, at a dose of about 5-10 3 cm ⁇ 2 to 5-10 14 cm ⁇ 2 , and at an energy level of 50 keV to 200 keV, and for the NMOS, by implantation of boron ions, at a dose of about 5-10 13 cm ⁇ 2 to 5-10 14 cm ⁇ 2 ,and at an energy level of 20 keV to 100 keV.
  • the threshold voltage is adjusted.
  • a gate oxide layer 18 , 20 for the PMOS transistor and the NMOS transistor, respectively, is formed by thermal oxidation.
  • Place-holder gates 22 , 24 are formed in the PMOS and NMOS, respectively. These are formed by photolithography and anisotropic plasma etching of the nitride, or polysilicon, with the etching stopping at the level of the gate oxide. The gate oxide may be partially etched or may be completely removed during this etch process.
  • the nitride layer forms a replacement cast for the gate electrode.
  • Source and drain junctions are formed in both the PMOS and NMOS.
  • One technique for accomplishing this is to by implantation of BF 2 ions, at a dose of about 1-10 15 cm ⁇ 2 to 5-10 15 cm ⁇ 2 , and at an energy level of 30 keV to 50 keV, in n-well 14 , to provide a source 26 and a drain 28 for the PMOS, and to implant arsenic ions, at a dose of about 1-10 15 cm ⁇ 2 to 5-10 15 cm ⁇ 2 , and at an energy level of 30 keV to 60 keV, in p-well 16 , to provide a source. 30 and a drain 32 for the NMOS.
  • An oxide spacer is formed by depositing oxide and anisotropic etching, followed by silicide deposition.
  • an oxide layer 36 is deposited by CVD.
  • the desired thickness is about 1.5 ⁇ to 2 ⁇ the thickness of the silicon nitride layer deposited in FIG. 1.
  • the structure is planarize by a CMP process, stopping at the top of the silicon nitride. A high selectivity slurry is desirable for the CMP process.
  • a high-k gate dielectric 38 such as HfO 2 or ZrO 2 , is deposited to a thickness of between about 3 nm to 8 nm, and treated by conventional post deposition treatment, including annealing, at a temperature in a range of about 500° C. to 800° C. for between about 10 minutes to 60 minutes, forming a dielectric cup in the gate region of each of n-well 14 and p-well 16 .
  • the next step of the method of the invention may be performed in either of two way.
  • the first option is to apply photoresist 40 to pattern the gate area of the NMOS, and to deposit, by sputtering, the first metal 42 for the metal gate electrode.
  • the first metal is generally either platinum or iridium.
  • the metal is patterned, and the metal etched, except for the metal in the gate are of the NMOS The photoresist is then removed, resulting at the structure shown in FIG. 5, which includes a first metal cup formed inside the high-k cup in the NMOS.
  • the second option is to deposit a first metal 42 over the entire wafer, and then to pattern the wafer and the PMOS area with photoresist 40 .
  • the exposed metal is then selectively wet etched with an etchant that will not etch the high-k gate dielectric.
  • One such etchant is H 2 O 2 .
  • the resulting structure, as from the first option, is shown in FIG. 5.
  • the next step in the method of the invention is to deposit the second metal 44 , which may be any metal taken from the group aluminum, zirconium, molybdenum, niobium, thallium, thallium nitride and vanadium.
  • This metal is then smoothed and reduced by CMP, resulting in the structure shown in FIG. 6, wherein a metal gate electrode is formed in the high-k cup of the PMOS and in the first metal cup of the NMOS.

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A method of fabricating a dual metal gate CMOS includes forming a gate oxide in a gate region and depositing a place-holder gate in each of a n-well and p-well; removing the place-holder gate and gate oxide; depositing a high-k dielectric in the gate region; depositing a first metal in the gate region of the p-well; depositing a second metal in the gate region of each of the n-well and p-well; and insulating and metallizing the structure. A dual metal gate CMOS of the invention includes PMOS transistor and a NMOS transistor. In the NMOS, a gate includes a high-k cup, a first metal cup formed in the high-k cup, and a second metal gate formed in the first metal cup. In the PMOS, a gate includes a high-k cup and a second metal gate formed in the high-k cup.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is a divisional of application Ser. No. 09/817,834, filed Mar. 27, 2001, entitled “Dual Metal Gate CMOS Devices and Method for Making the Same,” invented by Ma et al., now U.S. Pat. No. 6,573,134.[0001]
    • FIELD OF THE INVENTION
  • This invention relates to MOS transistors and IC fabrication method, and specifically to a dual metal gate CMOS device and the fabrication thereof. [0002]
    • BACKGROUND OF THE INVENTION
  • Dual metal gate CMOS devices are suggested in the 1999 edition of [0003] International Technology Roadmap for Semiconductors, however, that publication neither teaches nor suggests any process for making such devices, nor does it specify materials or parameters for making dual metal gate CMOS devices.
  • Current CMOS devices use polysilicon as the gate electrode for both the NMOS and the PMOS transistor, wherein N+ polysilicon is used for the NMOS transistor, while P+ polysilicon is used for the PMOS. Because of gate depletion problems associated with polysilicon, replacing the polysilicon with metal is expected to provide a more reliable and efficient CMOS device. [0004]
  • There are currently two techniques for placement of metal electrodes in IC devices: one is to use a metal electrode with the Fermi level at the middle of the Si band gap. The second technique is to use dual metal: one metal functions similarly to that of N+ polysilicon in the NMOS transistor, and a second, different metal functions similarly to P+ polysilicon in the PMOS transistor. [0005]
    • SUMMARY OF THE INVENTION
  • A method of fabricating a dual metal gate CMOS, includes preparing a silicon substrate to form device areas, wherein each device area includes an n-well and a p-well; forming a gate oxide in a gate region and depositing a place-holder gate in each of the n-well and p-well; implanting ions to form a source region and a drain region in each of the n-well and p-well; removing the place-holder gate and gate oxide; depositing a high-k dielectric in the gate region; depositing a first metal in the gate region of the p-well; depositing a second metal in the gate region of each of the n-well and p-well; and insulating and metallizing the structure. [0006]
  • A dual metal gate CMOS of the invention includes a substrate having an n-well to form a PMOS transistor and a p-well to form a NMOS transistor, each having a gate region, a source region and a drain region; in the NMOS, a gate including a high-k cup, a first metal cup formed in the high-k cup, and a second metal gate formed in the first metal cup; in the PMOS, a gate including a high-k cup and a second metal gate formed in the high-k cup; wherein the first metal is taken from the group of metals consisting of platinum and iridium; and wherein the second metal is taken from the group of metals consisting of aluminum, zirconium, molybdenum, niobium, thallium, thallium nitride and vanadium. [0007]
  • It is an object of the invention to provide an efficient, reliable dual metal gate CMOS device. [0008]
  • Another object of the invention is to provide a CMOS device wherein polysilicon is not used in the Date region. [0009]
  • This summary and objectives of the invention are provided to enable quick comprehension of the nature of the invention. A more thorough understanding of the invention may be obtained by reference to the following detailed description of the preferred embodiment of the invention in connection with the drawings.[0010]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. [0011] 1-7 depict steps in the formation of a dual metal gate CMOS device according to the method of the invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • This invention provides a process for integration of dual metal-gate CMOS devices, and a CMOS device constructed according to the method of the invention. Turning now to FIG. 1, the CMOS device of the invention is formed on a [0012] wafer 10 of p-type silicon. Wafer 10 is segmented to provide device isolation by oxide regions 11 and form device areas, one of which is shown generally at 12. State-of-the-art process are followed to form an n-well 14 for the PMOS transistor, and a p-well 16 for the NMOS transistor. These areas may be formed by, for the PMOS, by implantation of phosphorus ions, at a dose of about 5-103 cm−2 to 5-1014 cm−2, and at an energy level of 50 keV to 200 keV, and for the NMOS, by implantation of boron ions, at a dose of about 5-1013 cm−2 to 5-1014 cm−2,and at an energy level of 20 keV to 100 keV. The threshold voltage is adjusted. A gate oxide layer 18, 20, for the PMOS transistor and the NMOS transistor, respectively, is formed by thermal oxidation. Silicon nitride (Si3N4), or polysilicon, in a thickness of between about 150 nm to 500 nm is deposited by plasma-enhanced chemical vapor deposition (PECVD), to form what is referred to as a “dummy” gate, or a place-holder gate. Place- holder gates 22, 24 are formed in the PMOS and NMOS, respectively. These are formed by photolithography and anisotropic plasma etching of the nitride, or polysilicon, with the etching stopping at the level of the gate oxide. The gate oxide may be partially etched or may be completely removed during this etch process. The nitride layer forms a replacement cast for the gate electrode.
  • Source and drain junctions are formed in both the PMOS and NMOS. One technique for accomplishing this is to by implantation of BF[0013] 2 ions, at a dose of about 1-1015 cm−2 to 5-1015 cm−2, and at an energy level of 30 keV to 50 keV, in n-well 14, to provide a source 26 and a drain 28 for the PMOS, and to implant arsenic ions, at a dose of about 1-1015 cm−2 to 5-1015 cm−2, and at an energy level of 30 keV to 60 keV, in p-well 16, to provide a source. 30 and a drain 32 for the NMOS. An oxide spacer is formed by depositing oxide and anisotropic etching, followed by silicide deposition.
  • Referring now to FIG. 2, an [0014] oxide layer 36 is deposited by CVD. The desired thickness is about 1.5× to 2× the thickness of the silicon nitride layer deposited in FIG. 1. The structure is planarize by a CMP process, stopping at the top of the silicon nitride. A high selectivity slurry is desirable for the CMP process.
  • Turning now to FIGS. 3 and 4, removal of the nitride place-[0015] holder gates 22, 24 and gate oxides 18, 20. A high-k gate dielectric 38, such as HfO2 or ZrO2, is deposited to a thickness of between about 3 nm to 8 nm, and treated by conventional post deposition treatment, including annealing, at a temperature in a range of about 500° C. to 800° C. for between about 10 minutes to 60 minutes, forming a dielectric cup in the gate region of each of n-well 14 and p-well 16. The next step of the method of the invention may be performed in either of two way.
  • The first option, and now referring to FIG. 3, is to apply [0016] photoresist 40 to pattern the gate area of the NMOS, and to deposit, by sputtering, the first metal 42 for the metal gate electrode. The first metal is generally either platinum or iridium. The metal is patterned, and the metal etched, except for the metal in the gate are of the NMOS The photoresist is then removed, resulting at the structure shown in FIG. 5, which includes a first metal cup formed inside the high-k cup in the NMOS.
  • The second option, and now referring to FIG. 4, is to deposit a [0017] first metal 42 over the entire wafer, and then to pattern the wafer and the PMOS area with photoresist 40. The exposed metal is then selectively wet etched with an etchant that will not etch the high-k gate dielectric. One such etchant is H2O2. The resulting structure, as from the first option, is shown in FIG. 5.
  • The next step in the method of the invention is to deposit the [0018] second metal 44, which may be any metal taken from the group aluminum, zirconium, molybdenum, niobium, thallium, thallium nitride and vanadium. This metal is then smoothed and reduced by CMP, resulting in the structure shown in FIG. 6, wherein a metal gate electrode is formed in the high-k cup of the PMOS and in the first metal cup of the NMOS.
  • The remainder of the process to complete the dual metal gate CMOS, and now referring to FIG. 7, proceeds according to state-of-the-art processes to remove the remaining high-k material, deposit insulating oxide [0019] 46, and medialis the structure, 48, 50, 52 and 54. Medullization for the gate electrodes is also performed, although the structure does not show in the view in FIG. 7.
  • Thus, a method and system for dual metal gate CMOS devices and method for making the same has been disclosed. It will be appreciated that further variations and modifications thereof may be made within the scope of the invention as defined in the appended claims. [0020]

Claims (17)

We claim:
1. A method of fabricating a dual metal gate CMOS, comprising:
preparing a silicon substrate to form device areas, wherein each device area includes an n-well and a p-well;
forming a gate oxide in a gate region and depositing a place-holder gate in each of the n-well and p-well;
implanting ions to form a source region and a drain region in each of the n-well and p-well;
removing the place-holder gate and gate oxide;
depositing a high-k dielectric in the gate region;
depositing a first metal in the gate region of the p-well;
depositing a second metal in the gate region of each of the n-well and p-well; and
insulating and metallizing the structure.
2. The method of claim 1 wherein said depositing a place-holder gate includes depositing a place-holder material to a thickness of between about 150 nm to 500 nm.
3. The method of claim 2 wherein said depositing a place-holder material includes depositing Si3N4.
4. The method of claim 2 which further includes depositing an oxide layer before said removing, wherein said oxide layer is between about 1.5× to 2.0× the thickness of the placeholder gate.
5. The method of claim 1 wherein said depositing a high-k material includes depositing a high-k material taken from the group of materials consisting of HfO2 and ZrO2.
6. The method of claim 1 wherein said depositing a high-k material includes depositing high-k material to a thickness of between about 3 nm to 8 nm.
7. The method of claim 1 wherein said depositing a first metal includes patterning the gate area of the p-well and depositing a first metal, patterning the first metal and selectively etching the first metal.
8. The method of claim 1 wherein said depositing a first metal includes depositing a layer of the first metal over the entire device area, and patterning the device area to leave a first metal cup in the gate region of the p-well.
9. The method of claim 1 wherein said depositing a first metal includes depositing a metal taken from the group of metals consisting of platinum and iridium.
10. The method of claim 1 wherein said depositing a second metal includes depositing a metal taken from the group of metals consisting of aluminum, zirconium, molybdenum, niobium, thallium, thallium nitride and vanadium.
11. A method of fabricating a dual metal gate CMOS, comprising:
preparing a silicon substrate to form device areas, wherein each device area includes an n-well and a p-well;
forming a gate oxide in a gate region and depositing a place-holder gate in each of the n-well and p-well, including depositing a Si3N, place-holder material to a thickness of between about 150 nm to 500 nm;
implanting ions to form a source region and a drain region in each of the n-well and p-well;
depositing an oxide layer to a thickness of between about 225 nm to 1000 nm;
removing the place-holder gate and gate oxide;
depositing a high-k dielectric in the gate region;
depositing a first metal taken from the group of metals consisting of platinum and iridium in the gate region of the p-well;
depositing a second metal taken from the group of metals consisting of aluminum, zirconium, molybdenum, niobium, thallium, thallium nitride and vanadium in the gate region of each of the n-well and p-well; and
insulating and metallizing the structure.
12. The method of claim 11 wherein said depositing a high-k material includes depositing a high-k material taken from the group of materials consisting of HfO2 and ZrO2.
13. The method of claim 11 wherein said depositing a high-k material includes depositing high-k material to a thickness of between about 3 nm to 8 nm.
14. The method of claim 11 wherein said depositing a first metal includes patterning the gate area of the p-well and depositing a first metal, patterning the first metal and selectively etching the first metal.
15. The method of claim 11 wherein said depositing a first metal includes depositing a layer of the first metal over the entire device area, and patterning the device area to leave a first metal cup in the gate region of the p-well.
16. A dual metal gate CMOS comprising:
a substrate having an n-well to form a PMOS transistor and a p-well to form a NMOS transistor, each having a gate region, a source region and a drain region;
in the NMOS, a gate including a high-k cup, a first metal cup formed in the said high-k cup, and a second metal gate formed in said first metal cup;
in the PMOS, a gate including a high-k cup and a second metal gate formed in said high-k cup;
wherein said first metal is taken from the group of metals consisting of platinum and iridium; and
wherein said second metal is taken from the group of metals consisting of aluminum, zirconium, molybdenum, niobium, thallium, thallium nitride and vanadium.
17. The CMOS of claim 16 wherein said high-k material is a high-k material taken from the group of materials consisting of HfO2 and ZrO2.
US10/453,230 2001-03-27 2003-06-02 Dual metal gate CMOS devices Abandoned US20030205767A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/453,230 US20030205767A1 (en) 2001-03-27 2003-06-02 Dual metal gate CMOS devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/817,834 US6573134B2 (en) 2001-03-27 2001-03-27 Dual metal gate CMOS devices and method for making the same
US10/453,230 US20030205767A1 (en) 2001-03-27 2003-06-02 Dual metal gate CMOS devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/817,834 Division US6573134B2 (en) 2001-03-27 2001-03-27 Dual metal gate CMOS devices and method for making the same

Publications (1)

Publication Number Publication Date
US20030205767A1 true US20030205767A1 (en) 2003-11-06

Family

ID=25223983

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/817,834 Expired - Fee Related US6573134B2 (en) 2001-03-27 2001-03-27 Dual metal gate CMOS devices and method for making the same
US10/453,230 Abandoned US20030205767A1 (en) 2001-03-27 2003-06-02 Dual metal gate CMOS devices

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/817,834 Expired - Fee Related US6573134B2 (en) 2001-03-27 2001-03-27 Dual metal gate CMOS devices and method for making the same

Country Status (5)

Country Link
US (2) US6573134B2 (en)
JP (1) JP2002329794A (en)
KR (1) KR100529202B1 (en)
CN (1) CN1378269A (en)
TW (1) TW523914B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050151166A1 (en) * 2004-01-09 2005-07-14 Chun-Chieh Lin Metal contact structure and method of manufacture
US20050189596A1 (en) * 2004-01-13 2005-09-01 Hirotsugu Takahashi Manufacturing method of the semiconductor device and the semiconductor device
US20090098693A1 (en) * 2007-10-16 2009-04-16 Kazuaki Nakajima Method for manufacturing a semiconductor device
US20100112811A1 (en) * 2008-11-06 2010-05-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method for patterning a metal gate
US20140369152A1 (en) * 2013-01-16 2014-12-18 Qualcomm Incorporated N-well switching circuit
US10714486B2 (en) 2018-09-13 2020-07-14 Sandisk Technologies Llc Static random access memory cell employing n-doped PFET gate electrodes and methods of manufacturing the same

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6504194B1 (en) * 1999-12-01 2003-01-07 Innotech Corporation Solid state imaging device, method of manufacturing the same, and solid state imaging system
KR20030002256A (en) * 2001-06-30 2003-01-08 주식회사 하이닉스반도체 Method for manufacturing cmos
JP4316896B2 (en) * 2003-01-09 2009-08-19 株式会社 日立ディスプレイズ Display device and manufacturing method thereof
TWI258811B (en) * 2003-11-12 2006-07-21 Samsung Electronics Co Ltd Semiconductor devices having different gate dielectrics and methods for manufacturing the same
TWI252539B (en) * 2004-03-12 2006-04-01 Toshiba Corp Semiconductor device and manufacturing method therefor
JP4040602B2 (en) * 2004-05-14 2008-01-30 Ｎｅｃエレクトロニクス株式会社 Semiconductor device
US7105889B2 (en) * 2004-06-04 2006-09-12 International Business Machines Corporation Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high k dielectrics
JP4455427B2 (en) * 2005-06-29 2010-04-21 株式会社東芝 Semiconductor device and manufacturing method thereof
US7202535B2 (en) * 2005-07-14 2007-04-10 Infineon Technologies Ag Manufacturing method for an integrated semiconductor structure and corresponding integrated semiconductor structure
US20070048920A1 (en) * 2005-08-25 2007-03-01 Sematech Methods for dual metal gate CMOS integration
US7332433B2 (en) * 2005-09-22 2008-02-19 Sematech Inc. Methods of modulating the work functions of film layers
US8648403B2 (en) * 2006-04-21 2014-02-11 International Business Machines Corporation Dynamic memory cell structures
JP4271230B2 (en) * 2006-12-06 2009-06-03 株式会社東芝 Semiconductor device
US7466617B2 (en) * 2007-01-16 2008-12-16 International Business Machines Corporation Multi-port dynamic memory structures
JP2009170841A (en) 2008-01-21 2009-07-30 Toshiba Corp Manufacturing method of semiconductor device
US7799630B2 (en) * 2008-01-23 2010-09-21 United Microelectronics Corp. Method for manufacturing a CMOS device having dual metal gate
US20090206416A1 (en) * 2008-02-19 2009-08-20 International Business Machines Corporation Dual metal gate structures and methods
US7838946B2 (en) * 2008-03-28 2010-11-23 United Microelectronics Corp. Method for fabricating semiconductor structure and structure of static random access memory
US7977754B2 (en) 2008-07-25 2011-07-12 Taiwan Semiconductor Manufacturing Company, Ltd. Poly resistor and poly eFuse design for replacement gate technology
US20100059823A1 (en) * 2008-09-10 2010-03-11 Taiwan Semiconductor Manufacturing Company, Ltd. Resistive device for high-k metal gate technology and method of making
CN101685800B (en) * 2008-09-26 2012-02-01 台湾积体电路制造股份有限公司 Manufacturing method of semiconductor device
US8895426B2 (en) 2009-06-12 2014-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. Metal gate transistor, integrated circuits, systems, and fabrication methods thereof
US7994576B2 (en) * 2009-06-22 2011-08-09 United Microelectronics Corp. Metal gate transistor and resistor and method for fabricating the same
US8304841B2 (en) * 2009-09-14 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Metal gate transistor, integrated circuits, systems, and fabrication methods thereof
CN102064176B (en) 2009-11-11 2013-03-20 中国科学院微电子研究所 Semiconductor device and manufacturing method thereof
KR101634748B1 (en) 2009-12-08 2016-07-11 삼성전자주식회사 method for manufacturing MOS transistor and forming method of integrated circuit using the sime
US8330227B2 (en) * 2010-02-17 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated semiconductor structure for SRAM and fabrication methods thereof
KR101675373B1 (en) 2010-03-24 2016-11-11 삼성전자주식회사 Semiconductor and method of fabricating the same
US8519487B2 (en) 2011-03-21 2013-08-27 United Microelectronics Corp. Semiconductor device
US9269634B2 (en) 2011-05-16 2016-02-23 Globalfoundries Inc. Self-aligned metal gate CMOS with metal base layer and dummy gate structure
US20120319198A1 (en) 2011-06-16 2012-12-20 Chin-Cheng Chien Semiconductor device and fabrication method thereof
US8674452B2 (en) 2011-06-24 2014-03-18 United Microelectronics Corp. Semiconductor device with lower metal layer thickness in PMOS region
US8486790B2 (en) 2011-07-18 2013-07-16 United Microelectronics Corp. Manufacturing method for metal gate
US8580625B2 (en) 2011-07-22 2013-11-12 Tsuo-Wen Lu Metal oxide semiconductor transistor and method of manufacturing the same
US8476704B2 (en) * 2011-08-19 2013-07-02 Nan Ya Technology Corporation Circuit structure with vertical double gate
US8445345B2 (en) * 2011-09-08 2013-05-21 International Business Machines Corporation CMOS structure having multiple threshold voltage devices
US8658487B2 (en) 2011-11-17 2014-02-25 United Microelectronics Corp. Semiconductor device and fabrication method thereof
US8860135B2 (en) 2012-02-21 2014-10-14 United Microelectronics Corp. Semiconductor structure having aluminum layer with high reflectivity
US8860181B2 (en) 2012-03-07 2014-10-14 United Microelectronics Corp. Thin film resistor structure
US8836049B2 (en) 2012-06-13 2014-09-16 United Microelectronics Corp. Semiconductor structure and process thereof
FR2995135B1 (en) * 2012-09-05 2015-12-04 Commissariat Energie Atomique METHOD FOR PRODUCING FET TRANSISTORS
US9054172B2 (en) 2012-12-05 2015-06-09 United Microelectrnics Corp. Semiconductor structure having contact plug and method of making the same
US8735269B1 (en) 2013-01-15 2014-05-27 United Microelectronics Corp. Method for forming semiconductor structure having TiN layer
US9023708B2 (en) 2013-04-19 2015-05-05 United Microelectronics Corp. Method of forming semiconductor device
US9159798B2 (en) 2013-05-03 2015-10-13 United Microelectronics Corp. Replacement gate process and device manufactured using the same
US9196542B2 (en) 2013-05-22 2015-11-24 United Microelectronics Corp. Method for manufacturing semiconductor devices
US8921947B1 (en) 2013-06-10 2014-12-30 United Microelectronics Corp. Multi-metal gate semiconductor device having triple diameter metal opening
US9064814B2 (en) 2013-06-19 2015-06-23 United Microelectronics Corp. Semiconductor structure having metal gate and manufacturing method thereof
US9245972B2 (en) 2013-09-03 2016-01-26 United Microelectronics Corp. Method for manufacturing semiconductor device
US9384984B2 (en) 2013-09-03 2016-07-05 United Microelectronics Corp. Semiconductor structure and method of forming the same
US20150069534A1 (en) 2013-09-11 2015-03-12 United Microelectronics Corp. Semiconductor device and method for fabricating the same
US9281201B2 (en) 2013-09-18 2016-03-08 United Microelectronics Corp. Method of manufacturing semiconductor device having metal gate
US9318490B2 (en) 2014-01-13 2016-04-19 United Microelectronics Corp. Semiconductor structure and manufacturing method thereof
US9231071B2 (en) 2014-02-24 2016-01-05 United Microelectronics Corp. Semiconductor structure and manufacturing method of the same
ES2666591B1 (en) 2016-11-02 2018-11-30 Rotecna, S.A. PERFECTION IN THE MACHINES FOR PURINE TREATMENT

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291282B1 (en) * 1999-02-26 2001-09-18 Texas Instruments Incorporated Method of forming dual metal gate structures or CMOS devices
US6303418B1 (en) * 2000-06-30 2001-10-16 Chartered Semiconductor Manufacturing Ltd. Method of fabricating CMOS devices featuring dual gate structures and a high dielectric constant gate insulator layer
US6406956B1 (en) * 2001-04-30 2002-06-18 Taiwan Semiconductor Manufacturing Company Poly resistor structure for damascene metal gate
US6410376B1 (en) * 2001-03-02 2002-06-25 Chartered Semiconductor Manufacturing Ltd. Method to fabricate dual-metal CMOS transistors for sub-0.1 μm ULSI integration
US6444512B1 (en) * 2000-06-12 2002-09-03 Motorola, Inc. Dual metal gate transistors for CMOS process

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4237332B2 (en) * 1999-04-30 2009-03-11 株式会社東芝 Manufacturing method of semiconductor device
US6093590A (en) * 1999-09-14 2000-07-25 Worldwide Semiconductor Manufacturing Corp. Method of fabricating transistor having a metal gate and a gate dielectric layer with a high dielectric constant
US6365450B1 (en) * 2001-03-15 2002-04-02 Advanced Micro Devices, Inc. Fabrication of P-channel field effect transistor with minimized degradation of metal oxide gate

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291282B1 (en) * 1999-02-26 2001-09-18 Texas Instruments Incorporated Method of forming dual metal gate structures or CMOS devices
US6444512B1 (en) * 2000-06-12 2002-09-03 Motorola, Inc. Dual metal gate transistors for CMOS process
US6303418B1 (en) * 2000-06-30 2001-10-16 Chartered Semiconductor Manufacturing Ltd. Method of fabricating CMOS devices featuring dual gate structures and a high dielectric constant gate insulator layer
US6410376B1 (en) * 2001-03-02 2002-06-25 Chartered Semiconductor Manufacturing Ltd. Method to fabricate dual-metal CMOS transistors for sub-0.1 μm ULSI integration
US6406956B1 (en) * 2001-04-30 2002-06-18 Taiwan Semiconductor Manufacturing Company Poly resistor structure for damascene metal gate

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050151166A1 (en) * 2004-01-09 2005-07-14 Chun-Chieh Lin Metal contact structure and method of manufacture
US20050189596A1 (en) * 2004-01-13 2005-09-01 Hirotsugu Takahashi Manufacturing method of the semiconductor device and the semiconductor device
US20090098693A1 (en) * 2007-10-16 2009-04-16 Kazuaki Nakajima Method for manufacturing a semiconductor device
US7820476B2 (en) 2007-10-16 2010-10-26 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device
US20100112811A1 (en) * 2008-11-06 2010-05-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method for patterning a metal gate
US7915105B2 (en) 2008-11-06 2011-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Method for patterning a metal gate
US20140369152A1 (en) * 2013-01-16 2014-12-18 Qualcomm Incorporated N-well switching circuit
US9252765B2 (en) * 2013-01-16 2016-02-02 Qualcomm Incorporated N-well switching circuit
US10714486B2 (en) 2018-09-13 2020-07-14 Sandisk Technologies Llc Static random access memory cell employing n-doped PFET gate electrodes and methods of manufacturing the same
US11088152B2 (en) 2018-09-13 2021-08-10 Sandisk Technologies Llc Static random access memory cell employing n-doped PFET gate electrodes and methods of manufacturing the same

Also Published As

Publication number Publication date
KR100529202B1 (en) 2005-11-17
TW523914B (en) 2003-03-11
US6573134B2 (en) 2003-06-03
KR20020075732A (en) 2002-10-05
CN1378269A (en) 2002-11-06
US20020140036A1 (en) 2002-10-03
JP2002329794A (en) 2002-11-15

Similar Documents

Publication Publication Date Title
US6573134B2 (en) Dual metal gate CMOS devices and method for making the same
US6200866B1 (en) Use of silicon germanium and other alloys as the replacement gate for the fabrication of MOSFET
US6632731B2 (en) Structure and method of making a sub-micron MOS transistor
CN100487911C (en) Bimetallic grid transistor for CMOS process and manufacturing method thereof
US6930030B2 (en) Method of forming an electronic device on a recess in the surface of a thin film of silicon etched to a precise thickness
US5827747A (en) Method for forming LDD CMOS using double spacers and large-tilt-angle ion implantation
JP4430669B2 (en) Method of manufacturing a transistor having an asymmetric conductive spacer
US6794281B2 (en) Dual metal gate transistors for CMOS process
US6100120A (en) Method of locally forming a high-k dielectric gate insulator
KR100422342B1 (en) Method for manufacturing gate in semiconductor device
US5686324A (en) Process for forming LDD CMOS using large-tilt-angle ion implantation
US4808555A (en) Multiple step formation of conductive material layers
TWI260731B (en) A method of forming differential spacers for individual optimization of n-channel and p-channel transistors
JP4846167B2 (en) Manufacturing method of semiconductor device
US4514893A (en) Fabrication of FETs
US6110788A (en) Surface channel MOS transistors, methods for making the same, and semiconductor devices containing the same
JPH04218925A (en) Semiconductor device and manufacture thereof
US20040169224A1 (en) Semiconductor device and manufacturing method therefor
US6368960B1 (en) Double sidewall raised silicided source/drain CMOS transistor
KR20020037942A (en) Method for manufacturing gate in semiconductor device
JPH09223793A (en) Semiconductor device and its manufacture
JPH02153538A (en) Manufacturing method of semiconductor device
KR100361521B1 (en) Method for manufacturing gate in semiconductor device
JPS63308382A (en) Manufacture of transistor with ldd structure
KR20010039964A (en) Use of silicon germanium and other alloys as the replacement gate for the fabrication of mosfet

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载