US20030168430A1 - Etching method with less waste gases - Google Patents
Etching method with less waste gases Download PDFInfo
- Publication number
- US20030168430A1 US20030168430A1 US10/093,503 US9350302A US2003168430A1 US 20030168430 A1 US20030168430 A1 US 20030168430A1 US 9350302 A US9350302 A US 9350302A US 2003168430 A1 US2003168430 A1 US 2003168430A1
- Authority
- US
- United States
- Prior art keywords
- plasma
- dielectric layer
- low
- chamber
- environment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 45
- 239000002912 waste gas Substances 0.000 title claims abstract description 32
- 238000005530 etching Methods 0.000 title claims abstract description 24
- 239000000758 substrate Substances 0.000 claims abstract description 14
- 239000007789 gas Substances 0.000 claims abstract description 8
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 230000015572 biosynthetic process Effects 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- 229910004541 SiN Inorganic materials 0.000 claims description 2
- 238000004140 cleaning Methods 0.000 claims description 2
- 229910052681 coesite Inorganic materials 0.000 claims description 2
- 229910052906 cristobalite Inorganic materials 0.000 claims description 2
- 229910052682 stishovite Inorganic materials 0.000 claims description 2
- 229910052905 tridymite Inorganic materials 0.000 claims description 2
- 229910020286 SiOxNy Inorganic materials 0.000 claims 1
- 238000005516 engineering process Methods 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 239000012861 aquazol Substances 0.000 description 4
- 229920006187 aquazol Polymers 0.000 description 4
- 239000002994 raw material Substances 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 241001269238 Data Species 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 239000006227 byproduct Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 150000001721 carbon Chemical group 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- -1 fluorine ions Chemical class 0.000 description 1
- 125000001153 fluoro group Chemical group F* 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 238000009666 routine test Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/32798—Further details of plasma apparatus not provided for in groups H01J37/3244 - H01J37/32788; special provisions for cleaning or maintenance of the apparatus
- H01J37/32853—Hygiene
- H01J37/32862—In situ cleaning of vessels and/or internal parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
Definitions
- the present invention relates to an etching method with less waste gases. More particularly, this invnetion relates to a method for reducing the quantity of the by-product(s) of an etching process by using the C3F8 with some specific values of some etching parameters.
- FIG. 1A shows some datas to briefly describe the relations between the quantity of waste gases and some practical values of some etching parameters, the unit of waste gases is MMTCE (million metric tun carbon equivalent).
- FIG. 1B shows the relations between the quantity of waste gases and some practical values of some etching parameters.
- One main object of the present invention is to reduce the quantity of waste gases which are formed while the dielectric layer being treated.
- Another main object of the present invention is to improve the existent etch technologies without strongly amending the details of the existent etch technologies.
- the present invention amends the values of some parameters of the etching process which uses the C3F8 as the etchant.
- the present invention reduces the flow rate of input C3F8, reduces the pressure inside the chamber, and reduces the power of used RF power source.
- the present invnetion reduces the probability that the plasma incompletely react with the dielectric layer
- the present invention also reduces the ratio that some raw materials are not used, and then the quantity of waste gases which induced by the incomplete reaction and non-reacted materials are effectively reduce.
- FIG. 1A shows the relations between some etching parameters and the quantity of waste gases in accordance with the conventional technologies
- FIG. 1B shows the relations between some etching parameters and the quantity of waste gases in accordance with the 3M company's method that uses the C3F8 as the etchant
- FIG. 2A through FIG. 2H shows the essential flow of one preferred embodiment of this invention
- FIG. 3A through FIG. 3C shows the relations between some etching parameters and the quantity of waste gases while using the present invention to etch SiN, SiON and PEOX;
- FIG. 4 shows some suggested values of some parameters which could be used to etch SiN, SiON, and PEOX;
- FIG. 5A through FIG. 5I show two essential flowchart of another preferred embodiment of this invention.
- FIG. 6 shows the essential flowchart of the other preferred embodiment of this invention.
- One preferred embodiment of this present invention is an etching method with less waste gases, at least has following essential steps in sequence:
- dielectric layer 11 provides substrate 10 that is covered by dielectric layer 11 and pattern mask 12 in sequence.
- the material of dielectric layer 11 usually is chosen from a group consisting of SiO 2 , SiN and SiO X N y , where both X and Y being positive integers.
- FIG. 2B shows, puts substrate 10 with both dielectric layer 11 and pattern mask 12 on the wafer holder 14 inside chamber 13 , wherein, chamber 13 is coupled with reactive gases source 15 and RF power source 16 . Moreover, reactive gases source 15 is used to input numerous C 3 F 8 molecules through both first pipeline 17 and injector 18 into chamber 13 , and RF power source 16 is used to input a RF power through second pipeline 18 into chamber 13 .
- FIG. 2C shows, forms plasma 195 inside chamber 13 under the environment of a low C 3 F 8 flow rate, a low RF power, and a low pressure, and let plasma 195 react with and etch partial dielectric layer 11 that is not covered by pattern mask 12 .
- the pressure of the low pressure environment usually is smaller than about 3 torrs
- the low RF power usually is about from 900 W to 1300 W
- the low C 3 F 8 flow rate usually is smaller than about 150 sccm.
- it is possible to input the N 2 O into chamber 13 but the flow rate of the N 2 O gas is not the key point of the present embodiment.
- plasma 195 could comprise one of the following components: N or Ar, plasma also could comprise one of the following components: N 2 O, O, and NO 2 .
- FIG. 2D shows, terminate the existence of plasma 195 and move substrate 10 , residual dielectric layer 11 , and pattern mask 12 out chamber 13 .
- the application of the embodiment is not limited by FIGS. 2 A- 2 D that etches partial dielectric layer 11 to form an opening inside dielectric layer 11 , the application of the embodiment should be limited by applying plasma 195 , which formed by the present conditions, to treat dielectric layer 11 .
- the embodiment could be used to completely thin dielectric layer 11 , as shown in FIG. 2E to FIG. 2H.
- pattern mask is omitted, dielectric layer 11 being completely etch by plasma 195 after dielectric layer 11 is formed, and then the thickness of dielectric layer 11 is overall thinned.
- FIG. 3A through FIG. 3C separately shows three practical applications of this embodiment.
- these figures show the flow rate of C 3 F 8 , the flow rate of N 3 O, the pressure inside the chamber, the power of the RF power source, the quantity of waste gases (in the unit of MMTCE), and the MMTEC reduction percentage while comparing with the FIG. 1A.
- FIG. 3A shows the case of etching SiN
- FIG. 3B shows the case of etching SiON
- FIG. 3C shows the case of etching PEOX, the oxide formed by the plasma enhanced chemical vapor deposition.
- the quantity of waste gases of this present embodiment not only is strongly lesser than the conventional technologies which never use the C 3 F 8 as the etchant, but also is lesser significantly than the 3M method which also uses the C 3 F 8 as the etchant.
- the present embodiment required lesser C 3 F 8 gas, lesser RF power, and lower pressure.
- the present embodiment not only reduces the quantity of waste gases, but also reduces the consumption of raw materials.
- the present embodiment required lesser pressure than the 3M company's method, owing to the order of pressure used by the method also is torr, the required pressure could be easily provided by the conventional technology, and then no specific difficulty or extra cost would be appeared.
- the present embodiment provides some suggested parameters' values, separately corresponds to SiN, SiON, and PEOX.
- these suggested parameters' values only are a specific suggestion, the main characteristics and available parameters' values are not limited by FIG. 4.
- the present embodiment uses C 3 F 8 to etch the dielectric layer by the application of RF power is about 900 W to 1300 W, pressure is lesser than 3 torrs, and flow rate of C 3 F 8 is lesser than about 150 sccm.
- Another preferred embodiment of this invention also is an etching method with less waste gases. Details of the embodiment are basically similar with the previous embodiment, both embodiments being focused on how to form the required plasma for treating dielectric layer but not being focused on the dielectric layer is treated by the formed plasma. The main differences between this current embodiment and the least embodiment is that the current embodiment only requires low RF power and low pressure but does not limit the flow rate of C3F8.
- the flow rate of C3F8 essentially only affect how many particles, such as ions, could be used to etch. In fact, whether a reaction is complete, how fast the reacting rate is, and how many raw materials are wasted are essentially decided by the pressure inside the chamber and the RF power inputted into the chamber.
- the present invention also uses the C 3 F 8 as the etchant, but the present invention uses both lower pressure and lower RF power, even uses lower C 3 F 8 flow rate, than the 3M company's method.
- the differences are significant and non-obvious.
- the invention forms a plasma under an environment with low pressure and low RF power, even with low C 3 F 8 flow rate, and uses the plasma to treat a dielectric layer to reduce the quantity of waste gas.
- the invention not only could treat any dielectric layer located on the substrate, or called as wafer, but also could treat any dielectric layer which could react with the plasma.
- wafer holder 14 shown in FIGS. 2 A- 2 H only is a simplified example.
- the real wafer holder 145 usually is not completely covered by the wafer, and the edge of the wafer is partially surrounded, even hold, by the wafer holder 145 .
- FIG. 5A shows a possible real wafer holderl 4 .
- the practical formation of a dielectric layer usually is not perfectly precise to let the dielectric layer only be formed on a wafer, and then the dielectric layer usually is diffused to other places. Therefore, as FIG.
- 5B shows, except the fabrication parameters are perfect to let all dielectric layer 11 is thoroughly removed by plasma 195 , after the semiconductor fabrication is finished and the wafer is moved, partial dielectric layer 11 is left on the wafer holder 14 , especial on the part not covered by the wafer during the fabrication, and on the sidewall of chamber 13 .
- the non-removed dielectric layer 11 would be a pollution source in the sequential fabrication inside chamberl 3 .
- Another preferred embodiment of this invention is a method of cleaning the chamber with less waste gases.
- the embodiment at least has following essential steps:
- Chamber 13 is coupled with power source 15 and C 3 F 8 reactive gases source 16 .
- Dielectric layer 11 is located on the sidewall of chamber 13 and wafer holder 145 .
- FIG. 5 C form plasma 195 inside chamber 13 under an environment having a low RF power and a low pressure, and treat dielectric layer 11 by plasma 195 . Moreover, it is allowable to lower the flow rate of C 3 F 8 during the formation of plasma 195 , an also is possible to low the C 3 F 8 flow rate of during the existence of plasma 195 .
- the embodiment has other variations. For example, as shown in FIG. 5E, it is possible that the surface of wafer holder 14 ahs been covered by dielectric layer 115 before wafer 10 is putted.
- wafer 10 is located on dielectric layer 115 during a fabricating process that forms dielectric layer 11 on dielectric layer.
- dielectric layer 115 is independent of dielectric layer 11
- material of dielectric layer 115 could be different from the material of dielectric layer 11 .
- plasma 195 is formed under a environment with the low PR frequency and the low pressure and is used to remove both dielectric layer 11 and dielectric layer 115 . Hence, it is possible to reduce the C 3 F 8 flow rate of during the existence of plasma 195 .
- FIG. 6 shows, at least has following essential steps:
- preparation block 21 shows, form a dielectric layer on a substrate.
- the dielectric layer usually is covered by a patterned mask to define which part of the dielectric layer should be etched.
- etch block 22 applies a plasma to the dielectric layer so let at least partial the dielectric layer be etched by the plasma under a low RF power and low pressure environment.
- the main material of the plasma is the fluorocarbon which could produce numerous CF2* radials under the low RF power and low pressure environment.
- the standard of numerous CF2* radials means that the fluorocarbon could produce more CF2* radials than CF4, and also could produce more CF2* radials than C2F6.
- the main characteristic of this preferred embodiment is that the usage of fluorocarbon (molecules) which could produce numerous CF2* radials.
- each the carbon atom has four outer shell electrons and each fluorine atom has one outer electron
- the strain chain usually only use the single bond to connect neighboring atoms
- the lighter molecules are easier to product/control/react than the heavier molecules.
- straight chain fluorocarbon molecules could provide the most fluorine ions than other fluorocarbon molecules, and then the etch result of straight chain fluorocarbon molecules would be better than other fluorocarbon molecules.
- the preferred embodiment could effectively improve the efficiency of the dielectric layer etching process.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Analytical Chemistry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Health & Medical Sciences (AREA)
- Epidemiology (AREA)
- Public Health (AREA)
- Drying Of Semiconductors (AREA)
Abstract
An etching method with less waste gases. Firstly, provide a substrate covered by a dielectric layer, and put both the substrate and the dielectric layer into a chamber that is coupled with a power source and a C3F8 reactive gases source. Next, provide a plasma inside the chamber under an environment with a low RF power, and a low pressure. Finally, terminate the existence of the plasma and move both the substrate and the etched dielectric later out the chamber.
Description
- 1. Field of the Invention
- The present invention relates to an etching method with less waste gases. More particularly, this invnetion relates to a method for reducing the quantity of the by-product(s) of an etching process by using the C3F8 with some specific values of some etching parameters.
- 2. Description of the Prior Art
- Conventional semiconductor fabrication technologies usually etch the dielectric layer, such as the silicon dioxide layer and the silicon nitride layer, by some etchants such as CF4 or C2F6. However, these conventional etchants have a significant disadvantage: the quantity of waste gases is irnegligible, even is huge. Hence, the production cost is increased for many inputted raw materials are wasted, and the earth environment is strongly damaged by these expelled waste gases. Herein, FIG. 1A shows some datas to briefly describe the relations between the quantity of waste gases and some practical values of some etching parameters, the unit of waste gases is MMTCE (million metric tun carbon equivalent).
- To improve this disadvantage, some newly developed semiconductor fabrication technologies use some new etchant(s) to etch the dielectric layer. For example, the 3M company presented a method that uses the C3F8 to etch the dielectric layer with the following parameters' values: RF power is about 1200 W (Walt) to 1800 W, flow rate of C3F8 is larger than 150 sccm, and pressure is larger than 3 torr. Herein, according to the datas that the 3M company makes public, FIG. 1B shows the relations between the quantity of waste gases and some practical values of some etching parameters.
- Clearly, according to 3M company's datas, the application of C3F8 could effectively reduce the quantity of waste gases, even the quantity of waste gases could be further reduced, and even both the consumed material and consumed power could be further reduced.
- One main object of the present invention is to reduce the quantity of waste gases which are formed while the dielectric layer being treated.
- Another main object of the present invention is to improve the existent etch technologies without strongly amending the details of the existent etch technologies.
- To achieve these objects, the present invention amends the values of some parameters of the etching process which uses the C3F8 as the etchant. The present invention reduces the flow rate of input C3F8, reduces the pressure inside the chamber, and reduces the power of used RF power source. Thus, the present invnetion reduces the probability that the plasma incompletely react with the dielectric layer, the present invention also reduces the ratio that some raw materials are not used, and then the quantity of waste gases which induced by the incomplete reaction and non-reacted materials are effectively reduce.
- A more complete appreciation and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings.
- FIG. 1A shows the relations between some etching parameters and the quantity of waste gases in accordance with the conventional technologies;
- FIG. 1B shows the relations between some etching parameters and the quantity of waste gases in accordance with the 3M company's method that uses the C3F8 as the etchant;
- FIG. 2A through FIG. 2H shows the essential flow of one preferred embodiment of this invention;
- FIG. 3A through FIG. 3C shows the relations between some etching parameters and the quantity of waste gases while using the present invention to etch SiN, SiON and PEOX;
- FIG. 4 shows some suggested values of some parameters which could be used to etch SiN, SiON, and PEOX;
- FIG. 5A through FIG. 5I show two essential flowchart of another preferred embodiment of this invention; and
- FIG. 6 shows the essential flowchart of the other preferred embodiment of this invention.
- One preferred embodiment of this present invention is an etching method with less waste gases, at least has following essential steps in sequence:
- As FIG. 2A shows, provides
substrate 10 that is covered bydielectric layer 11 andpattern mask 12 in sequence. Herein, the material ofdielectric layer 11 usually is chosen from a group consisting of SiO2, SiN and SiOXNy, where both X and Y being positive integers. - As FIG. 2B shows, puts
substrate 10 with bothdielectric layer 11 andpattern mask 12 on thewafer holder 14 insidechamber 13, Wherein,chamber 13 is coupled withreactive gases source 15 andRF power source 16. Moreover,reactive gases source 15 is used to input numerous C3F8 molecules through bothfirst pipeline 17 andinjector 18 intochamber 13, andRF power source 16 is used to input a RF power throughsecond pipeline 18 intochamber 13. - As FIG. 2C shows, forms
plasma 195 insidechamber 13 under the environment of a low C3F8 flow rate, a low RF power, and a low pressure, and letplasma 195 react with and etch partialdielectric layer 11 that is not covered bypattern mask 12. Herein, the pressure of the low pressure environment usually is smaller than about 3 torrs, the low RF power usually is about from 900 W to 1300 W, and the low C3F8 flow rate usually is smaller than about 150 sccm. In addition, it is possible to input the N2O intochamber 13, but the flow rate of the N2O gas is not the key point of the present embodiment. - Further, in the embodiment,
plasma 195 could comprise one of the following components: N or Ar, plasma also could comprise one of the following components: N2O, O, and NO2. - As FIG. 2D shows, terminate the existence of
plasma 195 and movesubstrate 10, residualdielectric layer 11, andpattern mask 12 outchamber 13. - Indisputably, because that the byproducts, such as waste gases, are formed by the reaction between
plasma 195 anddielectric layer 11, the application of the embodiment is not limited by FIGS. 2A-2D that etches partialdielectric layer 11 to form an opening insidedielectric layer 11, the application of the embodiment should be limited by applyingplasma 195, which formed by the present conditions, to treatdielectric layer 11. - For example, the embodiment could be used to completely thin
dielectric layer 11, as shown in FIG. 2E to FIG. 2H. In the mean time, pattern mask is omitted,dielectric layer 11 being completely etch byplasma 195 afterdielectric layer 11 is formed, and then the thickness ofdielectric layer 11 is overall thinned. - In order to describe the relation between the adjusted parameters' values and the quantity of waste gases in the present embodiment, FIG. 3A through FIG. 3C separately shows three practical applications of this embodiment. Herein, these figures show the flow rate of C3F8, the flow rate of N3O, the pressure inside the chamber, the power of the RF power source, the quantity of waste gases (in the unit of MMTCE), and the MMTEC reduction percentage while comparing with the FIG. 1A. FIG. 3A shows the case of etching SiN, FIG. 3B shows the case of etching SiON, and FIG. 3C shows the case of etching PEOX, the oxide formed by the plasma enhanced chemical vapor deposition.
- By comparing FIG. 3A through FIG. 3B with FIG. 1A through FIG. 1B, indisputably, the quantity of waste gases of this present embodiment not only is strongly lesser than the conventional technologies which never use the C3F8 as the etchant, but also is lesser significantly than the 3M method which also uses the C3F8 as the etchant. Moreover, by comparing the required parameters' values of this embodiment and the required parameters' values of the 3M company's method, indisputably, the present embodiment required lesser C3F8 gas, lesser RF power, and lower pressure. Hence, the present embodiment not only reduces the quantity of waste gases, but also reduces the consumption of raw materials. Further, even the present embodiment required lesser pressure than the 3M company's method, owing to the order of pressure used by the method also is torr, the required pressure could be easily provided by the conventional technology, and then no specific difficulty or extra cost would be appeared.
- Finally, to balance some requirements such as reducing waste gases and reducing cost, the present embodiment provides some suggested parameters' values, separately corresponds to SiN, SiON, and PEOX. However, it should be emphasized that these suggested parameters' values only are a specific suggestion, the main characteristics and available parameters' values are not limited by FIG. 4. In short, the present embodiment uses C3F8 to etch the dielectric layer by the application of RF power is about 900 W to 1300 W, pressure is lesser than 3 torrs, and flow rate of C3F8 is lesser than about 150 sccm.
- Another preferred embodiment of this invention also is an etching method with less waste gases. Details of the embodiment are basically similar with the previous embodiment, both embodiments being focused on how to form the required plasma for treating dielectric layer but not being focused on the dielectric layer is treated by the formed plasma. The main differences between this current embodiment and the least embodiment is that the current embodiment only requires low RF power and low pressure but does not limit the flow rate of C3F8.
- The current embodiment is based on the following experimental results: the flow rate of C3F8 essentially only affect how many particles, such as ions, could be used to etch. In fact, whether a reaction is complete, how fast the reacting rate is, and how many raw materials are wasted are essentially decided by the pressure inside the chamber and the RF power inputted into the chamber.
- Clearly, to compare with the 3M company's method, the present invention also uses the C3F8 as the etchant, but the present invention uses both lower pressure and lower RF power, even uses lower C3F8 flow rate, than the 3M company's method. However, the differences are significant and non-obvious.
- For most of the conventional etch technologies, include the 3M company's method, the key issues are increasing both the etch rate and the etch selectivity, and the adjustment of all related parameters is focused on how to achieve previous issues. In this way, the routine test of all related parameters' values would not try to reduce the waste gases.
- Next, most of the conventional etch technologies, include the 3M company's method, only disclose and/or hint something about how to increase the etch rate and/or the etch selectivity. For example, the 3M company's method only disclosed a preferred range of these parameters, but never discloses/teaches what is the benefit to reduce the values of these parameters, even never clearly discloses/teaches anything about reducing the values of these parameters.
- Accordingly, it is not reasonable to consider that 3M company's method had disclosed/taught the etching process by using C3F8 could be preformed with the parameter's value that presented by these previous present embodiments.
- Accordingly, the invention forms a plasma under an environment with low pressure and low RF power, even with low C3F8 flow rate, and uses the plasma to treat a dielectric layer to reduce the quantity of waste gas. Significantly, the invention not only could treat any dielectric layer located on the substrate, or called as wafer, but also could treat any dielectric layer which could react with the plasma.
- For example,
wafer holder 14 shown in FIGS. 2A-2H only is a simplified example. To effectively fixed the wafer (substrate 10), thereal wafer holder 145 usually is not completely covered by the wafer, and the edge of the wafer is partially surrounded, even hold, by thewafer holder 145. Herein, FIG. 5A shows a possible real wafer holderl4. On the other wafer, the practical formation of a dielectric layer usually is not perfectly precise to let the dielectric layer only be formed on a wafer, and then the dielectric layer usually is diffused to other places. Therefore, as FIG. 5B shows, except the fabrication parameters are perfect to let alldielectric layer 11 is thoroughly removed byplasma 195, after the semiconductor fabrication is finished and the wafer is moved,partial dielectric layer 11 is left on thewafer holder 14, especial on the part not covered by the wafer during the fabrication, and on the sidewall ofchamber 13. Clearly, the non-removeddielectric layer 11 would be a pollution source in the sequential fabrication inside chamberl3. - Therefore, another preferred embodiment of this invention is a method of cleaning the chamber with less waste gases. The embodiment at least has following essential steps:
- As shown in FIG. 5B, provide
chamber 13 to be cleaned.Chamber 13 is coupled withpower source 15 and C3F8reactive gases source 16.Dielectric layer 11 is located on the sidewall ofchamber 13 andwafer holder 145. - As shown in Fig,5C,
form plasma 195 insidechamber 13 under an environment having a low RF power and a low pressure, and treatdielectric layer 11 byplasma 195. Moreover, it is allowable to lower the flow rate of C3F8 during the formation ofplasma 195, an also is possible to low the C3F8 flow rate of during the existence ofplasma 195. - As shown in FIG. 5D, terminate the existence of
plasma 195. Surely, it is better to terminate after nodielectric layer 11 is left insidechamber 13. - Certainly, because the semiconductor fabrication is changeable, the embodiment has other variations. For example, as shown in FIG. 5E, it is possible that the surface of wafer holder14ahs been covered by
dielectric layer 115 beforewafer 10 is putted. - Obviously, as shown in FIG. 5F and FIG. 5G,
wafer 10 is located ondielectric layer 115 during a fabricating process that formsdielectric layer 11 on dielectric layer. Herein,dielectric layer 115 is independent ofdielectric layer 11, material ofdielectric layer 115 could be different from the material ofdielectric layer 11. - Again, after
wafer 10 being removed, as shown in FIG. 5H,plasma 195 is formed under a environment with the low PR frequency and the low pressure and is used to remove bothdielectric layer 11 anddielectric layer 115. Surely, it is possible to reduce the C3F8 flow rate of during the existence ofplasma 195. - Clearly, as shown in FIG. 5I, while the reaction with
plasma 195 being enough, alldielectric layer 11 anddielectric layer 11 on wafer holder 105 would be cleaned and removed byplasma 195. - Furthermore, because that the experimental results how that the quantity of waste gases is strongly dependent on the density of the CF2* radials, another preferred embodiment of this invention still being an etching method with less waste gases. As FIG. 6 shows, at least has following essential steps:
- As
preparation block 21 shows, form a dielectric layer on a substrate. Surely, the dielectric layer usually is covered by a patterned mask to define which part of the dielectric layer should be etched. - As
etch block 22 shows, applies a plasma to the dielectric layer so let at least partial the dielectric layer be etched by the plasma under a low RF power and low pressure environment. Herein, the main material of the plasma is the fluorocarbon which could produce numerous CF2* radials under the low RF power and low pressure environment. Herein, the standard of numerous CF2* radials means that the fluorocarbon could produce more CF2* radials than CF4, and also could produce more CF2* radials than C2F6. - Indisputably, the main characteristic of this preferred embodiment is that the usage of fluorocarbon (molecules) which could produce numerous CF2* radials.
- Consider that each the carbon atom has four outer shell electrons and each fluorine atom has one outer electron, consider that the strain chain usually only use the single bond to connect neighboring atoms, and consider that the lighter molecules are easier to product/control/react than the heavier molecules. It is reasonable that straight chain fluorocarbon molecules could provide the most fluorine ions than other fluorocarbon molecules, and then the etch result of straight chain fluorocarbon molecules would be better than other fluorocarbon molecules.
- Therefore, by the usage of straight chain fluorocarbon molecules, the preferred embodiment could effectively improve the efficiency of the dielectric layer etching process.
- Besides, because the main difference between this preferred embodiment and last preferred embodiments is that C3F8 is replaced by the fluorocarbon which produce more CF2* radials, many details of the preferred embodiment are similar with that of the previous preferred embodiments. For example, by the usage of both lower pressure and lower RF power, even lower fluorocarbon flow rate, during the existence of the plasma, the quantity of the waste gases could be further effective reduced.
- Obviously, numerous additional modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Claims (20)
1. A method of etching with less waste gases, comprising:
providing a substrate, said substrate being covered by a dielectric layer;
putting said substrate inside a chamber, said chamber being coupled with a power source and a C3F8 reactive gases source;
forming a plasma inside said chamber under an environment having a low RF power and a low pressure;
etching said dielectric layer by said plasma, and
terminating the existence of said plasma and moving said substrate out said chamber.
2. The method of claim 1 , further comprising the step of forming said plasma under an amended environment having a low C3F8 flow rate, a low RF power and a low pressure.
3. The method of claim 1 , further comprising the step of covering a pattern mask on said dielectric layer before said dielectric layer being etched by said plasma, whereby said plasma only etch partial said dielectric layer which is not covered by said pattern mask.
4. The method of claim 3 , further comprising the step of etching said pattern mask by said plasma.
5. The method of claim 2 , further comprising the step of covering a pattern mask on said dielectric layer before said dielectric layer being etched by said plasma, whereby said plasma only etch partial said dielectric layer which is not covered by said pattern mask.
6. The method of claim 5 , further comprising the step of etching said pattern mask by said plasma.
7. The method of claim 1 , wherein the material of said dielectric layer is chosen from a group consisting of SiO2, SiN and SiOxNy, both X and Y being positive integers.
8. The method of claim 1 , said low RF power being about from 900 W to 1300 W.
9. The method of claim 1 , the pressure of said environment being smaller than about 3 torrs.
10. The method of claim 2 , said low C3F8 flow rate being smaller than about 150 sccm.
11. The method of claim 1 , said plasma further comprising one of the following elements: He, Ar, N2O, O, and NO2,
12. A method of etching with less waste gases, comprising:
forming a dielectric layer on a substrate; and
applying a plasma on said dielectric layer to let at least partial said dielectric layer be etched by said plasma under an environment having a low RF power and a low pressure, wherein the main material of said plasma is the fluorocarbon which could produce a plurality of CF2* radials under said environment which has low RF power and low pressure environment.
13. The method of claim 12 , said fluorocarbon producing more CF2* radials than CF4 under said environment, said fluorocarbon also producing more CF2* radials than C2F6 under said environment.
14. The method of claim 12 , further comprising the step of lowering the flow rate of said fluorocarbon during both the formation of said plasma and the existence of said plasma.
15. The method of claim 12 , said low RF power being about from 900 W to 1300 W.
16. The method of claim 12 , the pressure of said environment being smaller than about 3 torrs.
17. The method of claim 14 , said low C3F8 flow rate being smaller than about 150 sccm.
18. A method of cleaning the chamber with less waste gases, comprising:
providing a chamber to be cleaned, said chamber being coupled with a power source and a C3F8 reactive gases source, a dielectric layer being located on the sidewall of said chamber and on a wafer holder;
forming a plasma inside said chamber under an environment having a low RF power and a low pressure;
treating said dielectric layer by said plasma; and
terminating the existence of said plasma.
19. The method of claim 18 , further comprising the step of lowering the flow rate of said C3F8 during both the formation of said plasma and the existence of said plasma.
20. The method of claim 18 , said dielectric layer being located on a partial surface of said wafer holder, wherein said partial surface is not covered by a wafer while said wafer being treated by said chamber.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/093,503 US20030168430A1 (en) | 2002-03-11 | 2002-03-11 | Etching method with less waste gases |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/093,503 US20030168430A1 (en) | 2002-03-11 | 2002-03-11 | Etching method with less waste gases |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030168430A1 true US20030168430A1 (en) | 2003-09-11 |
Family
ID=27787986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/093,503 Abandoned US20030168430A1 (en) | 2002-03-11 | 2002-03-11 | Etching method with less waste gases |
Country Status (1)
Country | Link |
---|---|
US (1) | US20030168430A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060084269A1 (en) * | 2002-11-11 | 2006-04-20 | Samsung Electronics Co., Ltd. | Apparatus for generating gas plasma, gas composition for generating plasma and method for manufacturing semiconductor device using the same |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5294294A (en) * | 1990-07-30 | 1994-03-15 | Seiko Epson Corporation | Method of dry etching in semiconductor device processing |
US5843847A (en) * | 1996-04-29 | 1998-12-01 | Applied Materials, Inc. | Method for etching dielectric layers with high selectivity and low microloading |
US5935877A (en) * | 1995-09-01 | 1999-08-10 | Applied Materials, Inc. | Etch process for forming contacts over titanium silicide |
US5970373A (en) * | 1996-05-10 | 1999-10-19 | Sharp Laboratories Of America, Inc. | Method for preventing oxidation in the formation of a via in an integrated circuit |
US6194037B1 (en) * | 1995-12-28 | 2001-02-27 | Kokusai Electric Co., Ltd. | Method of plasma processing a substrate placed on a substrate table |
US6361705B1 (en) * | 1997-09-19 | 2002-03-26 | Applied Materials, Inc. | Plasma process for selectively etching oxide using fluoropropane or fluoropropylene |
US6406640B1 (en) * | 1997-09-23 | 2002-06-18 | Cypress Semiconductor Corporation | Plasma etching method |
-
2002
- 2002-03-11 US US10/093,503 patent/US20030168430A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5294294A (en) * | 1990-07-30 | 1994-03-15 | Seiko Epson Corporation | Method of dry etching in semiconductor device processing |
US5935877A (en) * | 1995-09-01 | 1999-08-10 | Applied Materials, Inc. | Etch process for forming contacts over titanium silicide |
US6194037B1 (en) * | 1995-12-28 | 2001-02-27 | Kokusai Electric Co., Ltd. | Method of plasma processing a substrate placed on a substrate table |
US5843847A (en) * | 1996-04-29 | 1998-12-01 | Applied Materials, Inc. | Method for etching dielectric layers with high selectivity and low microloading |
US5970373A (en) * | 1996-05-10 | 1999-10-19 | Sharp Laboratories Of America, Inc. | Method for preventing oxidation in the formation of a via in an integrated circuit |
US6361705B1 (en) * | 1997-09-19 | 2002-03-26 | Applied Materials, Inc. | Plasma process for selectively etching oxide using fluoropropane or fluoropropylene |
US6406640B1 (en) * | 1997-09-23 | 2002-06-18 | Cypress Semiconductor Corporation | Plasma etching method |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060084269A1 (en) * | 2002-11-11 | 2006-04-20 | Samsung Electronics Co., Ltd. | Apparatus for generating gas plasma, gas composition for generating plasma and method for manufacturing semiconductor device using the same |
US7578944B2 (en) * | 2002-11-11 | 2009-08-25 | Samsung Electronics Co., Ltd. | Apparatus for generating gas plasma, gas composition for generating plasma and method for manufacturing semiconductor device using the same |
US20090229758A1 (en) * | 2002-11-11 | 2009-09-17 | Min Young-Min | Apparatus for generating gas plasma, gas composition for generating plasma and method for manufacturing semiconductor device using the same |
US8083892B2 (en) | 2002-11-11 | 2011-12-27 | Samsung Electronics Co., Ltd. | Apparatus for generating gas plasma, gas composition for generating plasma and method for manufacturing semiconductor device using the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5807789A (en) | Method for forming a shallow trench with tapered profile and round corners for the application of shallow trench isolation (STI) | |
US6583065B1 (en) | Sidewall polymer forming gas additives for etching processes | |
KR100465947B1 (en) | Plasma processing of tungsten using a gas mixture comprising a fluorinated gas and oxygen | |
US6090718A (en) | Dry etching method for semiconductor substrate | |
US6489248B2 (en) | Method and apparatus for etch passivating and etching a substrate | |
JP2915807B2 (en) | Etching of molybdenum silicide using sulfur hexafluoride, hydrogen bromide and oxygen | |
EP1973148A2 (en) | Halogen-free amorphous carbon mask etch having high selectivity to photoresist | |
JPH1092798A (en) | Single crystal silicon etching method | |
JP2004152784A (en) | Method for manufacturing fine pattern and method for manufacturing semiconductor device | |
JPH0519977B2 (en) | ||
JPH07161702A (en) | Method for plasma etching of oxide | |
US6432832B1 (en) | Method of improving the profile angle between narrow and wide features | |
JP3213803B2 (en) | Method for forming slope contact hole in semiconductor using high-density plasma etching equipment | |
KR100743873B1 (en) | Techniques for Improving Etching in Plasma Processing Chambers | |
JP4351806B2 (en) | Improved technique for etching using a photoresist mask. | |
US5880037A (en) | Oxide etch process using a mixture of a fluorine-substituted hydrocarbon and acetylene that provides high selectivity to nitride and is suitable for use on surfaces of uneven topography | |
US5968278A (en) | High aspect ratio contact | |
JPH10150019A (en) | Plasma Reaction Treatment Method to Improve Photoresist Selectivity and Improve Polymer Adhesion | |
JPH09172005A (en) | Method for plasma etching oxides that can show high selectivity for nitrides | |
JPH11214356A (en) | Dry etching method of silicon board | |
US20030168430A1 (en) | Etching method with less waste gases | |
JPH02156529A (en) | Oxide layer inclined etching method of semiconductor wafer | |
JP3059159B1 (en) | Method of forming contact hole | |
US20030153193A1 (en) | Etching method | |
JP5171091B2 (en) | Plasma processing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHYU, KUO-WEI;TSENG, SHOU-YI;HONG, TIAN-JUE;AND OTHERS;REEL/FRAME:012686/0795 Effective date: 20011205 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |