US20030118845A1 - Diffusion barrier - Google Patents
Diffusion barrier Download PDFInfo
- Publication number
- US20030118845A1 US20030118845A1 US10/310,757 US31075702A US2003118845A1 US 20030118845 A1 US20030118845 A1 US 20030118845A1 US 31075702 A US31075702 A US 31075702A US 2003118845 A1 US2003118845 A1 US 2003118845A1
- Authority
- US
- United States
- Prior art keywords
- layer
- barrier
- dielectric
- nitrogen
- hydrogen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02167—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon carbide not containing oxygen, e.g. SiC, SiC:H or silicon carbonitrides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/32—Carbides
- C23C16/325—Silicon carbide
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/36—Carbonitrides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3148—Silicon Carbide layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention relates to a metal diffusion barrier of insulating material and in particular, but not exclusively, to barriers which limit the diffusion of copper into an insulating layer.
- WO00/19498 proposes the use of a SiC material as a barrier layer, but the materials suggested all have a dielectric constant of over 4 and indeed 4.2 seems to be the best value reported for the barrier layer.
- EP-0725440 also suggests the possibility of silicon carbides being used as diffusion barriers or having the silicon carbides as the insulating layer themselves.
- the specification is however very short on description and is confused about the dielectric constants involved.
- the dielectric constant of the silicon carbide is nearer 5 than 3.5.
- the present invention consists in a copper diffusion barrier including an insulating layer of silicon carbide type material, the layer having a thickness of 100 nanometers or less, a dielectric constant of 3.5 or less and containing nitrogen and hydrogen.
- the invention consists in a metal diffusion barrier comprising a layer of silicon carbide type material which has been exposed to ionised hydrogen, e.g. a hydrogen containing plasma, subsequent to deposition.
- ionised hydrogen e.g. a hydrogen containing plasma
- the material contains nitrogen and it is particularly preferred that the material has a dielectric constant of 3.5 or less.
- the period of exposure is determined by the thickness of the layer.
- the period may be calculated at about 40 seconds per hundred nanometers of layer thickness.
- the treatment requires a sufficiency of ionised hydrogen at the surface of the layer and has been successfully carried out at 1 KW of RF applied to both a 230 mm and 360 mm diameter electrode opposed a 200 mm wafer—being plasma densities of 2.4 Watt/cm 2 and 1 Watt/cm2 approximately.
- the layer is preferably deposited by chemical vapour deposition (CVD) and most preferably by plasma enhanced CVD (PECVD) and the precursors for the CVD preferably are or include tetramethylsilane and nitrogen.
- CVD chemical vapour deposition
- PECVD plasma enhanced CVD
- the precursors for the CVD preferably are or include tetramethylsilane and nitrogen.
- other organo-silanes or mixtures thereof may be utilised and the nitrogen may be present in a nitrogen containing gas.
- the CVD may take place at a temperature less than about 60° C.
- the invention may further include a dielectric assembly comprising a dielectric layer and an insulating barrier layer, as defined above, deposited on or under the dielectric layer.
- the dielectric constant of both layers may be 3.5 or less.
- the etch selectivity of the barrier layer may be at least 3:1, and preferably at least 4.5:1, to the dielectric layer, which may be silicon dioxide and, in particular maybe a porous silicon dioxide.
- the dielectric layer which may be silicon dioxide and, in particular maybe a porous silicon dioxide.
- a convenient material is Trikon Technologies Limited's Orion material which has a dielectric constant of approximately 2.2.
- the low dielectric constant of the insulating silicon carbide type material allows it to be used as a dielectric layer itself and may enable a deposited barrier layer to be dispensed with at least in certain circumstances.
- the resultant exposed surface can be hydrogen plasma treated, as proposed above, to form an effective barrier layer at the surface of the formation.
- hydrogen treatment may be introduced for the initial part of the deposition either by passing hydrogen into the chamber or by providing a short interruption in the supply of precursors to allow hydrogen treatment to take place.
- the invention also consists in a method of forming a metal diffusion barrier including depositing the barrier by CVD from an organic silane containing precursor and nitrogen and hydrogen plasma treating the layer subsequent to or during deposition.
- the silane precursor is tetramethylsilane, but any suitable organo-silane or mixture thereof can be used.
- the nitrogen flow rate is significantly higher than the silane flow rate and a nitrogen flow rate of at least ten times that of the silane flow rate is preferred.
- the CVD may take place at less than 60° C.
- the barrier layer may be exposed to the ionised hydrogen, e.g. from a plasma, for a period determined by the thickness of the layer and that period may be calculated at about 40 seconds per 100 nanometer of layer thickness.
- FIG. 1 is an FTIR (Fourier Transform Infra Red) trace of a nitrogen containing silicon carbide etch stop layer;
- FIG. 2 is an FTIR trace of the material of FIG. 1 after hydrogen plasma treatment
- FIG. 3 is an FTIR trace of a prior art silicon carbide deposited using trimethylsilane at a higher deposition temperature
- FIG. 4 is a SIMS (Secondary Ion Mass Spectroscopy) diagram which illustrates the secondary ion count on either side of a silicon carbide copper interface for various anneal temperatures.
- a nitrogen-containing hydrogenated silicon carbide like material was deposited using the process of Table 1.
- 4MS stands for tetramethylsilane. The process is characterized as “low temperature”, by which is meant that it takes place at less than about 60° C.
- TABLE 1 4MS N 2 Pressure Power Temperature Electrode gap 50 sccm 800 sccm 750 mT 500 W 150° C. 10 mm
- the substrate is 200 mm dia and the temperature is that of the wafer platen. Pressure is in torr/millitorr, gas flow is standard cubic centimetres per minute and the power is 13.56 MhzRF applied to a 230 mm dia electrode opposing the wafer platen.
- the traces in FIG. 2 and FIG. 3 illustrate the difference between the current film (FIG. 2) after hydrogen plasma treatment and the prior art silicon carbide of FIG. 3.
- the composition of the material seems primarily to be Si—N( ⁇ 832 cm ⁇ 1 ), Si—C( ⁇ 800 cm ⁇ 1 ), Si—CH 2 —Si( ⁇ 1040 cm ⁇ 1 ), Si—CH 3 ( ⁇ 1260 cm ⁇ 1 ), Si—H( ⁇ 2100 cm ⁇ 1 ), C—H( ⁇ 2900 cm ⁇ 1 ).
- the presence of Si—N is also firmly evidenced by XPS (X-ray Photo-electron Spectroscopy) depth profile data, which reveals the presence of nitrogen at up to about 9% of the peaks detected in this particular film. Hydrogen, not detected by XPS, is expected to constitute 40 atomic % or more of the material.
- FIG. 4 a layer of the film was deposited on a layer of copper and the secondary ion count was monitored both sides of the interface, which is indicated by a vertical line on the diagram.
- the diffusion of silicon ions into the copper and copper ions into the silicon is duly plotted as shown by the legend for no anneal, 400° C. anneal and 500° C. anneal. It will be noted that there is effectively no difference in the level of copper diffusion across the boundary as temperatures are increased up to 500° C. and this accordingly shows that the applicants have developed a low dielectric materials which constitutes a good diffusion barrier to copper. Experiments to date have been limited to copper diffusion. These characteristics are also indicative of, more generally, alkali metal ion and moisture barrier properties.
- FIGS. 1 and 2 evidence the change in the film caused by the ionised hydrogen process which is at least partly chemical and at these power levels is not rate-limited by power applied. It is presumed that activated hydrogen reacts with the layer in a manner that is not wholly as a result of ion impact with its surface.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Mechanical Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Plasma & Fusion (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A barrier limits the diffusion of a metal, such as copper, into an insulating layer. The barrier may take the form of insulating layer made of a silicon carbide type material which has been exposed to ionised hydrogen subsequent to deposition. Preferably the material contains nitrogen and it is particularly preferred that the material has a dielectric constant of 3.5 or less.
Description
- A claim of priority is made to U.S. provisional application serial No. 60/392,058, filed Jun. 28, 2002, and to British patent application no. 0129567.4, filed Dec. 11, 2001.
- 1. Field of the Invention
- This invention relates to a metal diffusion barrier of insulating material and in particular, but not exclusively, to barriers which limit the diffusion of copper into an insulating layer.
- 2. Background of the Invention
- It is well known, in the manufacture of semiconductors and similar devices, that if a metal, such as copper, has a direct interface with an insulating material such as silicon dioxide, then, particularly when the metal atoms are energetic under heating or when current is passed, those metal atoms diffuse into the insulating layer and can set up a conducting short circuit between wiring lines and the like. The likelihood of such occurrences increases as the dimensions of the architecture of the devices decreases.
- It has been known for some time that the way to overcome this problem is to deposit a barrier layer between the metal and the insulating layer. However, many of the usual candidates, such as silicon nitride, significantly increase the capacitance created by the insulating layer as a whole which is undesirable.
- WO00/19498 proposes the use of a SiC material as a barrier layer, but the materials suggested all have a dielectric constant of over 4 and indeed 4.2 seems to be the best value reported for the barrier layer.
- EP-0725440 also suggests the possibility of silicon carbides being used as diffusion barriers or having the silicon carbides as the insulating layer themselves. The specification is however very short on description and is confused about the dielectric constants involved. However, in its plainest statement, it would appear that the dielectric constant of the silicon carbide is nearer 5 than 3.5.
- From one aspect the present invention consists in a copper diffusion barrier including an insulating layer of silicon carbide type material, the layer having a thickness of 100 nanometers or less, a dielectric constant of 3.5 or less and containing nitrogen and hydrogen.
- From a further aspect the invention consists in a metal diffusion barrier comprising a layer of silicon carbide type material which has been exposed to ionised hydrogen, e.g. a hydrogen containing plasma, subsequent to deposition. Preferably the material contains nitrogen and it is particularly preferred that the material has a dielectric constant of 3.5 or less.
- Where the layer is exposed to the plasma, it is preferred that the period of exposure is determined by the thickness of the layer. The period may be calculated at about 40 seconds per hundred nanometers of layer thickness. The treatment requires a sufficiency of ionised hydrogen at the surface of the layer and has been successfully carried out at 1 KW of RF applied to both a 230 mm and 360 mm diameter electrode opposed a 200 mm wafer—being plasma densities of 2.4 Watt/cm2 and 1 Watt/cm2 approximately.
- The layer is preferably deposited by chemical vapour deposition (CVD) and most preferably by plasma enhanced CVD (PECVD) and the precursors for the CVD preferably are or include tetramethylsilane and nitrogen. However, other organo-silanes or mixtures thereof may be utilised and the nitrogen may be present in a nitrogen containing gas. The CVD may take place at a temperature less than about 60° C.
- The invention may further include a dielectric assembly comprising a dielectric layer and an insulating barrier layer, as defined above, deposited on or under the dielectric layer. The dielectric constant of both layers may be 3.5 or less.
- The etch selectivity of the barrier layer may be at least 3:1, and preferably at least 4.5:1, to the dielectric layer, which may be silicon dioxide and, in particular maybe a porous silicon dioxide. A convenient material is Trikon Technologies Limited's Orion material which has a dielectric constant of approximately 2.2.
- Alternatively, in many arrangements, the low dielectric constant of the insulating silicon carbide type material allows it to be used as a dielectric layer itself and may enable a deposited barrier layer to be dispensed with at least in certain circumstances. Thus if a recess or other formation is etched into the silicon carbide, the resultant exposed surface can be hydrogen plasma treated, as proposed above, to form an effective barrier layer at the surface of the formation. Similarly, where a metal layer or wire lies beneath the dielectric layer, hydrogen treatment may be introduced for the initial part of the deposition either by passing hydrogen into the chamber or by providing a short interruption in the supply of precursors to allow hydrogen treatment to take place.
- The invention also consists in a method of forming a metal diffusion barrier including depositing the barrier by CVD from an organic silane containing precursor and nitrogen and hydrogen plasma treating the layer subsequent to or during deposition.
- Preferably the silane precursor is tetramethylsilane, but any suitable organo-silane or mixture thereof can be used.
- For the formation of barrier layers, it is particularly preferred that the nitrogen flow rate is significantly higher than the silane flow rate and a nitrogen flow rate of at least ten times that of the silane flow rate is preferred. The CVD may take place at less than 60° C.
- The barrier layer may be exposed to the ionised hydrogen, e.g. from a plasma, for a period determined by the thickness of the layer and that period may be calculated at about 40 seconds per 100 nanometer of layer thickness.
- Although the invention has been defined above, it is to be understood that it includes any inventive combination of the features set out above and in the following description.
- The invention may be performed in various ways and specific embodiments will now be described with reference to the accompany drawings, in which:
- FIG. 1 is an FTIR (Fourier Transform Infra Red) trace of a nitrogen containing silicon carbide etch stop layer;
- FIG. 2 is an FTIR trace of the material of FIG. 1 after hydrogen plasma treatment;
- FIG. 3 is an FTIR trace of a prior art silicon carbide deposited using trimethylsilane at a higher deposition temperature; and
- FIG. 4 is a SIMS (Secondary Ion Mass Spectroscopy) diagram which illustrates the secondary ion count on either side of a silicon carbide copper interface for various anneal temperatures.
- A nitrogen-containing hydrogenated silicon carbide like material was deposited using the process of Table 1. In this table 4MS stands for tetramethylsilane. The process is characterized as “low temperature”, by which is meant that it takes place at less than about 60° C.
TABLE 1 4MS N2 Pressure Power Temperature Electrode gap 50 sccm 800 sccm 750 mT 500 W 150° C. 10 mm - It will be noted that the flow rate for the nitrogen is significantly higher than the 4MS flow rate and this approach is somewhat different to previous proposals relating to nitrogen-containing silicon carbide materials, which have previously been developed to achieve an insulator of low dielectric constant. In the experiment the as-deposited material was further processed or “set” by the plasma process of Table 2. Hydrogen plasma processing of dielectric layers has previously been proposed in order to reduce the dielectric constant of those materials and it has been discovered that this reduction in k value is because the material is rendered at least partially porous. It is therefore somewhat surprising that hydrogen plasma treatment should be beneficial in improving the materials resistance to diffusion.
- Experimentation has shown that if the plasma treatment is carried out for the kind of periods utilised in creating low dielectric constant dielectric layers, then a significant crust of carbon depleted material is formed on the deposited layer of the material of the present invention, which is undesirable from the point of view of its barrier properties and dielectric constant. Therefore for the material of the experiment at least, shorter periods of around 40 seconds per hundred nanometers thickness of material have proved to be appropriate and it is believed that periods of as low as 20 seconds per hundred nanometers thickness of material will improve the barrier qualities of the material.
TABLE 2 H2 Pressure Power Temperature Time 500 sccm 4 Torr 1000 Watts 400° C. 40 seconds per 100 nm - In both tables, the substrate is 200 mm dia and the temperature is that of the wafer platen. Pressure is in torr/millitorr, gas flow is standard cubic centimetres per minute and the power is 13.56 MhzRF applied to a 230 mm dia electrode opposing the wafer platen. The traces in FIG. 2 and FIG. 3 illustrate the difference between the current film (FIG. 2) after hydrogen plasma treatment and the prior art silicon carbide of FIG. 3.
- From FIG. 2 the composition of the material seems primarily to be Si—N(˜832 cm−1), Si—C(˜800 cm−1), Si—CH2—Si(˜1040 cm−1), Si—CH3 (˜1260 cm−1), Si—H(˜2100 cm−1), C—H(˜2900 cm−1). The presence of Si—N is also firmly evidenced by XPS (X-ray Photo-electron Spectroscopy) depth profile data, which reveals the presence of nitrogen at up to about 9% of the peaks detected in this particular film. Hydrogen, not detected by XPS, is expected to constitute 40 atomic % or more of the material.
- In FIG. 4 a layer of the film was deposited on a layer of copper and the secondary ion count was monitored both sides of the interface, which is indicated by a vertical line on the diagram. The diffusion of silicon ions into the copper and copper ions into the silicon is duly plotted as shown by the legend for no anneal, 400° C. anneal and 500° C. anneal. It will be noted that there is effectively no difference in the level of copper diffusion across the boundary as temperatures are increased up to 500° C. and this accordingly shows that the applicants have developed a low dielectric materials which constitutes a good diffusion barrier to copper. Experiments to date have been limited to copper diffusion. These characteristics are also indicative of, more generally, alkali metal ion and moisture barrier properties.
- The hydrogen treatment has been carried out with an R.F. powered electrode at 1 KW in both a 300 m (360 mm diameter) and 200 mm (230 mm diameter) process module upon a cluster tool suitable for semiconductor wafer processing. FIGS. 1 and 2 evidence the change in the film caused by the ionised hydrogen process which is at least partly chemical and at these power levels is not rate-limited by power applied. It is presumed that activated hydrogen reacts with the layer in a manner that is not wholly as a result of ion impact with its surface.
Claims (26)
1. A copper diffusion barrier comprising a layer of silicon carbide type insulating material, the layer having a thickness of 100 nanometers or less, a dielectric constant of 3.5 or less, and containing nitrogen and hydrogen.
2. A dielectric assembly comprising a dielectric layer and a metal diffusion barrier located over a surface of the dielectric layer, wherein the metal diffusion barrier includes a layer of silicon carbide type insulating material, the layer having a thickness of 100 nanometers or less, a dielectric constant of 3.5 or less, and containing nitrogen and hydrogen.
3. The dielectric assembly of claim 2 , wherein a dielectric constant of the dielectric layer is 3.5 or less.
4. The dielectric assembly of claim 2 , further comprising a copper containing layer located over a surface of the barrier such that the barrier is interposed between the dielectric layer and the copper containing layer.
5. The dielectric assembly of claim 3 , further comprising a copper containing layer located over a surface of the barrier such that the barrier is interposed between the dielectric layer and the copper containing layer.
6. A metal diffusion barrier comprising a layer of silicon carbide type insulating material which has been exposed to a hydrogen containing plasma subsequent to or during deposition of the silicon carbide type insulating material.
7. The barrier as claimed in claim 6 , wherein the material contains nitrogen.
8. The barrier as claimed in claim 7 , wherein the barrier has a dielectric constant of 3.5 or less.
9. The barrier as claimed in claim 6 , wherein the layer has been exposed to the hydrogen containing plasma for about 40 seconds per 100 nanometers of a thickness the layer.
10. The barrier as claimed in claim 9 , wherein the layer has been deposited by Chemical Vapour Deposition (CVD).
11. The barrier layer as claimed in claim 10 , wherein the precursors of the CVD were tetramethylsilane and nitrogen.
12. The barrier as claimed in claim 11 , wherein the CVD has taken place at temperatures less than about 60° C.
13. A dielectric assembly comprising a dielectric layer and a metal diffusion barrier located over a surface of the dielectric layer, wherein the metal diffusion barrier includes a layer of silicon carbide type insulating material which has been exposed to a hydrogen containing plasma subsequent to or during deposition of the silicon carbide type insulating material.
14. The assembly as claimed in claim 13 , wherein the material contains nitrogen.
15. The assembly as claimed in claim 13 , wherein a dielectric constant of both the barrier and the dielectric layer is 3.5 or less.
16. An assembly as claimed in claim 15 , wherein an etch selectively of the barrier is at least 3:1 to the dielectric layer.
17. The dielectric assembly of claim 13 , further comprising a metal containing layer located over a surface of the barrier such that the barrier is interposed between the dielectric layer and the metal containing layer.
18. A dielectric layer comprising a nitrogen-containing silicon carbide material, wherein a surface or surface zone of the layer has been treated to form an integral barrier layer.
19. A dielectric layer having a surface which has been treated with ionised hydrogen to form a barrier layer.
20. A method of forming a metal diffusion barrier, comprising depositing a layer by CVD from an organic silane containing precursor and nitrogen, and hydrogen plasma treating the layer subsequent to or during the CVD deposition.
21. The method as claimed in claim 20 , wherein the silane precursor is tetramethylsilane.
22. The method as claimed in claim 20 , wherein a flow rate of the nitrogen is at least ten times a flow rate of the silane precursor.
23. The method as claimed in claim 21 , wherein a flow rate of the nitrogen is at least ten times a flow rate of the tetramethylsilane.
24. The method as claimed in claim 20 , wherein the CVD deposition takes place at less than 60° C.
25. The method as claimed in claim 20 , wherein the layer is treated with the hydrogen plasma for a period of time determined by a thickness of the layer.
26. The method as claimed in claim 20 , wherein the layer is treated with the hydrogen plasma for about 40 seconds per hundred nanometers of thickness of the layer.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/310,757 US20030118845A1 (en) | 2001-12-11 | 2002-12-06 | Diffusion barrier |
US10/946,310 US7202167B2 (en) | 2001-12-11 | 2004-09-22 | Method of forming a diffusion barrier |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0129567.4 | 2001-12-11 | ||
GBGB0129567.4A GB0129567D0 (en) | 2001-12-11 | 2001-12-11 | Diffusion barrier |
US39205802P | 2002-06-28 | 2002-06-28 | |
US10/310,757 US20030118845A1 (en) | 2001-12-11 | 2002-12-06 | Diffusion barrier |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/946,310 Division US7202167B2 (en) | 2001-12-11 | 2004-09-22 | Method of forming a diffusion barrier |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030118845A1 true US20030118845A1 (en) | 2003-06-26 |
Family
ID=9927370
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/310,757 Abandoned US20030118845A1 (en) | 2001-12-11 | 2002-12-06 | Diffusion barrier |
US10/946,310 Expired - Lifetime US7202167B2 (en) | 2001-12-11 | 2004-09-22 | Method of forming a diffusion barrier |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/946,310 Expired - Lifetime US7202167B2 (en) | 2001-12-11 | 2004-09-22 | Method of forming a diffusion barrier |
Country Status (3)
Country | Link |
---|---|
US (2) | US20030118845A1 (en) |
GB (1) | GB0129567D0 (en) |
TW (1) | TW589740B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060178017A1 (en) * | 2005-02-09 | 2006-08-10 | Fujitsu Limited | Method for forming insulating film, method for forming multilayer structure and method for manufacturing semiconductor device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4647472A (en) * | 1982-12-24 | 1987-03-03 | Tokyo Shibaura Denki Kabushiki Kaisha | Process of producing a semiconductor device |
US6159559A (en) * | 1997-07-07 | 2000-12-12 | The Penn State Research Foundation | Low temperature, high quality silicon dioxide thin films deposited using tetramethylsilane (TMS) |
US6201291B1 (en) * | 1997-12-10 | 2001-03-13 | U.S. Philips Corporation | Semiconductor device and method of manufacturing such a device |
US20010030369A1 (en) * | 2000-01-19 | 2001-10-18 | Macneil John | Methods and apparatus for forming a film on s substrate |
US6383913B1 (en) * | 2001-04-06 | 2002-05-07 | United Microelectronics Corp. | Method for improving surface wettability of low k material |
US6399489B1 (en) * | 1999-11-01 | 2002-06-04 | Applied Materials, Inc. | Barrier layer deposition using HDP-CVD |
US6436824B1 (en) * | 1999-07-02 | 2002-08-20 | Chartered Semiconductor Manufacturing Ltd. | Low dielectric constant materials for copper damascene |
US6528423B1 (en) * | 2001-10-26 | 2003-03-04 | Lsi Logic Corporation | Process for forming composite of barrier layers of dielectric material to inhibit migration of copper from copper metal interconnect of integrated circuit structure into adjacent layer of low k dielectric material |
US6577009B1 (en) * | 2001-02-06 | 2003-06-10 | Advanced Micro Devices, Inc. | Use of sic for preventing copper contamination of dielectric layer |
US6627532B1 (en) * | 1998-02-11 | 2003-09-30 | Applied Materials, Inc. | Method of decreasing the K value in SiOC layer deposited by chemical vapor deposition |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4357179A (en) * | 1980-12-23 | 1982-11-02 | Bell Telephone Laboratories, Incorporated | Method for producing devices comprising high density amorphous silicon or germanium layers by low pressure CVD technique |
JPS63136567A (en) | 1986-11-27 | 1988-06-08 | Fujitsu Ltd | Semiconductor device |
JP2546696B2 (en) | 1987-12-17 | 1996-10-23 | 富士通株式会社 | Silicon carbide layer structure |
JPH06105691B2 (en) * | 1988-09-29 | 1994-12-21 | 株式会社富士電機総合研究所 | Method for producing carbon-doped amorphous silicon thin film |
JPH0465310A (en) | 1990-07-04 | 1992-03-02 | Matsushita Electric Ind Co Ltd | Method for depositing thin silicon carbide film |
GB9317314D0 (en) | 1993-08-20 | 1993-10-06 | Smithkline Beecham Corp | Compounds |
JP3851686B2 (en) * | 1996-06-08 | 2006-11-29 | キヤノンアネルバ株式会社 | Thin film formation method by plasma CVD |
US6974766B1 (en) | 1998-10-01 | 2005-12-13 | Applied Materials, Inc. | In situ deposition of a low κ dielectric layer, barrier layer, etch stop, and anti-reflective coating for damascene application |
US6743473B1 (en) * | 2000-02-16 | 2004-06-01 | Applied Materials, Inc. | Chemical vapor deposition of barriers from novel precursors |
US6271136B1 (en) * | 2000-04-04 | 2001-08-07 | Taiwan Semiconductor Manufacturing Company | Multi-step plasma process for forming TiSiN barrier |
US6562725B2 (en) * | 2001-07-05 | 2003-05-13 | Taiwan Semiconductor Manufacturing Co., Ltd | Dual damascene structure employing nitrogenated silicon carbide and non-nitrogenated silicon carbide etch stop layers |
-
2001
- 2001-12-11 GB GBGB0129567.4A patent/GB0129567D0/en not_active Ceased
-
2002
- 2002-12-06 US US10/310,757 patent/US20030118845A1/en not_active Abandoned
- 2002-12-10 TW TW091135714A patent/TW589740B/en not_active IP Right Cessation
-
2004
- 2004-09-22 US US10/946,310 patent/US7202167B2/en not_active Expired - Lifetime
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4647472A (en) * | 1982-12-24 | 1987-03-03 | Tokyo Shibaura Denki Kabushiki Kaisha | Process of producing a semiconductor device |
US6159559A (en) * | 1997-07-07 | 2000-12-12 | The Penn State Research Foundation | Low temperature, high quality silicon dioxide thin films deposited using tetramethylsilane (TMS) |
US6201291B1 (en) * | 1997-12-10 | 2001-03-13 | U.S. Philips Corporation | Semiconductor device and method of manufacturing such a device |
US6627532B1 (en) * | 1998-02-11 | 2003-09-30 | Applied Materials, Inc. | Method of decreasing the K value in SiOC layer deposited by chemical vapor deposition |
US6436824B1 (en) * | 1999-07-02 | 2002-08-20 | Chartered Semiconductor Manufacturing Ltd. | Low dielectric constant materials for copper damascene |
US6399489B1 (en) * | 1999-11-01 | 2002-06-04 | Applied Materials, Inc. | Barrier layer deposition using HDP-CVD |
US6713390B2 (en) * | 1999-11-01 | 2004-03-30 | Applied Materials Inc. | Barrier layer deposition using HDP-CVD |
US20010030369A1 (en) * | 2000-01-19 | 2001-10-18 | Macneil John | Methods and apparatus for forming a film on s substrate |
US6577009B1 (en) * | 2001-02-06 | 2003-06-10 | Advanced Micro Devices, Inc. | Use of sic for preventing copper contamination of dielectric layer |
US6383913B1 (en) * | 2001-04-06 | 2002-05-07 | United Microelectronics Corp. | Method for improving surface wettability of low k material |
US6528423B1 (en) * | 2001-10-26 | 2003-03-04 | Lsi Logic Corporation | Process for forming composite of barrier layers of dielectric material to inhibit migration of copper from copper metal interconnect of integrated circuit structure into adjacent layer of low k dielectric material |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060178017A1 (en) * | 2005-02-09 | 2006-08-10 | Fujitsu Limited | Method for forming insulating film, method for forming multilayer structure and method for manufacturing semiconductor device |
US7541296B2 (en) * | 2005-02-09 | 2009-06-02 | Fujitsu Microelectronics Limited | Method for forming insulating film, method for forming multilayer structure and method for manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
TW200301073A (en) | 2003-07-01 |
US7202167B2 (en) | 2007-04-10 |
TW589740B (en) | 2004-06-01 |
GB0129567D0 (en) | 2002-01-30 |
US20050042887A1 (en) | 2005-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6251807B1 (en) | Method for improving thickness uniformity of deposited ozone-teos silicate glass layers | |
US6365527B1 (en) | Method for depositing silicon carbide in semiconductor devices | |
US5747384A (en) | Process of forming a refractory metal thin film | |
TWI374500B (en) | Method to increase the compressive stress of pecvd dielectric films | |
KR100743775B1 (en) | Method and apparatus for treating l0w k dielectric layers to reduce diffusion | |
US7214630B1 (en) | PMOS transistor with compressive dielectric capping layer | |
CN100437933C (en) | Method of improving interlayer adhesion | |
JP2003503849A (en) | Method and apparatus for forming a film on a substrate | |
US7521354B2 (en) | Low k interlevel dielectric layer fabrication methods | |
US7638443B2 (en) | Method of forming ultra-thin SiN film by plasma CVD | |
US7741175B2 (en) | Methods of forming capacitors | |
US6764952B1 (en) | Systems and methods to retard copper diffusion and improve film adhesion for a dielectric barrier on copper | |
WO2009055450A1 (en) | Adhesion improvement of dielectric barrier to copper by the addition of thin interface layer | |
US7202167B2 (en) | Method of forming a diffusion barrier | |
KR20110013418A (en) | Improved adhesion and electron transfer between dielectric and conductive layers | |
EP3922750A2 (en) | Method of deposition | |
WO2003050870A1 (en) | Diffusion barrier | |
JPH09260366A (en) | Method for manufacturing semiconductor device | |
EP4141910A1 (en) | Method of deposition | |
JPH06216122A (en) | Manufacture of semiconductor device | |
KR100532741B1 (en) | Method for forming an etch stop layer of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |