US20030116531A1 - Method of forming one or more nanopores for aligning molecules for molecular electronics - Google Patents
Method of forming one or more nanopores for aligning molecules for molecular electronics Download PDFInfo
- Publication number
- US20030116531A1 US20030116531A1 US10/029,583 US2958301A US2003116531A1 US 20030116531 A1 US20030116531 A1 US 20030116531A1 US 2958301 A US2958301 A US 2958301A US 2003116531 A1 US2003116531 A1 US 2003116531A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- nanopore
- forming
- insulating material
- pillar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
- B81C1/00031—Regular or irregular arrays of nanoscale structures, e.g. etch mask layer
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C15/00—Surface treatment of glass, not in the form of fibres or filaments, by etching
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C17/00—Surface treatment of glass, not in the form of fibres or filaments, by coating
- C03C17/001—General methods for coating; Devices therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
Definitions
- the present invention is related generally to forming nanopores useful for aligning molecules.
- the field of molecular electronics relies on ordered placement of molecules on a supporting substrate, which is often an electrode of an electronic device.
- the molecules should have a definite orientation or be oriented with respect to the substrate plane, often perpendicular to it.
- Molecular films are often formed by Langmuir-Blodgett techniques to obtain a uniform monolayer or multilayer film.
- the orientation of the molecules is often difficult to control using Langmuir-Blodgett techniques until carefully refined for each combination of molecule and substrate and even then may be complicated by domains.
- a more robust method of aligning the molecules is needed using a technique that is less sensitive to the particular molecule being used.
- some applications require molecules to be spaced (separated) from each other; this cannot be readily accomplished by Langmuir-Blodgett techniques.
- a method for forming one molecule or an array of molecules aligned at a defined orientation to the substrate.
- the method is also useful for forming a mold for deposition of other materials therein and for spacing or separating molecules.
- the array of molecules is formed by dispersing them in a small single hole (nanopore) or in an array of small, aligned holes (nanopores) in a substrate.
- the material in which the pores are formed is electrically insulating.
- the underlying substrate may be either electrically conducting or insulating.
- the substrate is, in general, electrically conducting and may be exposed and accessible at the bottom of the pores so that one end of the molecule in the nanopore makes electrical contact to the substrate.
- the method for forming a nanopore array for aligning molecules for molecular electronic devices comprises:
- the substrate may be maintained normal to the etching source to thereby provide nanopores that are substantially perpendicular to the substrate.
- the substrate and the etching source may be maintained at a pre-selected angle relative to each other to provide nanopores that are in a defined orientation relative to the substrate.
- the method of the present invention aligns the molecules in a fixed direction, using a technique that is less sensitive to the particular molecule being used.
- FIGS. 1 a - 1 f are cross-sectional views, illustrating the method steps according to an embodiment of the present invention.
- a technique for forming an array of molecules aligned in a pre-selected defined orientation relative to the substrate.
- that orientation is preferably substantially perpendicular.
- the array of molecules is formed by dispersing them in an array of small, aligned holes (nanopores) in a substrate.
- the material in which the pores are formed is electrically insulating.
- the underlying substrate may be either electrically conducting or insulating.
- the substrate is generally electrically conducting and may be exposed and accessible at the bottom of the pores so that one end of the molecule in the nanopore makes electrical contact to the substrate.
- a substrate such as a single-crystal silicon wafer is especially convenient because many of the process steps to form the molecular array can use techniques already well developed for integrated-circuit fabrication. For example, heavily doped silicon has sufficient electrical conductivity to serve as one electrode for the molecules. Alternatively, a metal layer can be formed over the silicon or over an oxide on silicon if lower resistivity or electrical isolation is needed.
- the substrate if insulating, may be an oxide, such as silicon dioxide or aluminum oxide, or a nitride, such as silicon nitride, or an oxynitride, such as silicon oxynitride or a carbide, such as silicon carbide. If conducting, the substrate may be heavily doped single crystalline or polycrystalline silicon or a metal or a metal layer over silicon or silicon dioxide.
- an etch mask of nanoscopic dimensions is applied to the substrate 10 , for example, using nanoparticles 12 .
- Nanoparticles of well controlled dimensions are readily available.
- suspensions containing nanoparticles may be commercially obtained.
- Ted Pella, Inc. provides gold nanoparticles in a sol, with gold particles available in specific sizes ranging from about 2 nm to 250 nm.
- These nanoparticles are usually composed of an inorganic crystalline core, typically a metal, that is coated with an organic species to keep the nanoparticles from agglomerating.
- These nanoparticles 12 can be dispersed on the surface 10 a of the substrate 10 from the liquid phase.
- the nanoparticles 12 can be formed by depositing a material of one lattice constant on a substrate having a different lattice constant and using the forces from the lattice mismatch to form nanoparticulate islands of the depositing material. As shown in FIG. 1 a , the nanoparticles 12 are distributed on a major surface 10 a of the substrate 10 to a coverage less than a single layer. That is, the nanoparticles are separated from each other by a space and there are no multiple layers of the nanoparticles.
- the nanoparticles 12 are then used as an etch mask, and the substrate 10 is directionally etched, for example using reactive ion etching (RIE) to a controlled depth.
- RIE reactive ion etching
- the etch chemistry and nanoparticulate material 12 are selected so that the material comprising the substrate 10 is etched much faster than the nanoparticulate material.
- This etch process produces an array of pillars 110 on the new surface 10 a ′ of the substrate 10 .
- the nanoparticulates 12 may be removed before further processing or may be left on the pillars 110 (and typically removed during subsequent processing). As shown in FIG. 1 b , the nanoparticles 12 serve as an etch mask for directional RIE, leaving pillars 110 on an etched surface 12 b.
- the nanoparticles 12 comprise a metallic core, they are better able to withstand the rigors of RIE, and are not readily ablated, as are organic polymers. The ability to survive longer during RIE means that taller pillars, and hence deeper nanopores, can be fabricated.
- cross-section of a pillar need not be perfectly uniform over its entire height, but may evidence some taper, as a consequence of the etching process.
- the length of the pillars 110 can be tailored to have a specific relation to the length of the molecules to be inserted in the formed nanopores.
- the remaining thickness of the substrate 10 (the distance between back surface 10 b and the new front surface 10 a ′) must be sufficient to provide suitable mechanical strength to the substrate 10 .
- the array of pillars 110 must be transformed into a corresponding array of holes 16 , in which the molecules 18 can be placed.
- An insulating material 14 is formed on the surface 10 a ′ of the substrate 10 , surrounding and covering the pillars 110 .
- suitable insulating materials include oxides, such as silicon dioxide and aluminum oxide, nitrides, such as silicon nitride, oxynitrides, such as silicon oxynitride, carbides, such as silicon carbide, and diamond-like carbon (DLC).
- Silicon dioxide may be formed by any number of well known techniques, including, but not limited to, thermal deposition and spin-on-glass (SOG).
- Thin aluminum oxide for example, on the order of 12 to 25 ⁇ thick, is formed by totally reacting aluminum in oxygen during deposition or depositing A 1 and oxidizing afterwards.
- suitable insulating materials include polymers that have the requisite chemical and electrical properties, i.e., a slower differential etch rate than the pillars 110 and electrically insulating attributes. Such insulating polymers are well known; an example includes polyfluoroalkylenes, which may be produced in a carbon-hydrogen-fluorine plasma.
- the insulating material 14 may be formed by chemical vapor deposition or by liquid-phase techniques commonly used in semiconductor device processing. Good filling of the space between the pillars 110 is critical. The surrounding material 14 will typically extend above the top of the pillars 110 so that the pillars are completely covered, but this is not essential. Depending on the subsequent processing, a resultant flat (planar) top surface 14 a may or may not be important. As shown in FIG. 1 c , a layer 14 of an oxide, e.g., silicon dioxide (SiO 2 ), is blanket-deposited, employing well-known deposition techniques, to completely or partially cover the pillars 110 .
- an oxide e.g., silicon dioxide (SiO 2 )
- CVD chemical vapor deposition
- thermal CVD thermal CVD
- ozone-assisted CVD plasma-enhanced CVD
- spin-coating all of which are well-known in the art of semiconductor device fabrication.
- the insulating material 14 surrounding and covering the pillars is then reduced in thickness so that the tops 110 a of the pillars are exposed.
- This material removal may be accomplished by chemical-mechanical polishing (CMP), a technique commonly used in integrated-circuit fabrication.
- CMP chemical-mechanical polishing
- having a flat top surface 14 a before polishing is not critical.
- the surface 14 a ′ is flat; the surface is composed of both the exposed ends of the pillars 110 a and the surrounding insulating material 14 .
- FIG. 1 d shows the resulting structure after polishing, leaving a flat surface 14 a ′ in the insulating layer 14 .
- the material removal may be accomplished by an unmasked single- or multi-step plasma/reactive-ion etch technique.
- the top surface 14 a must be flat before the start of the etch process.
- the selectivity of the plasma/reactive-ion etch can be adjusted during different portions of the etch process to produce either a flat surface 14 a ′ (same etch rate) or a surface with the ends 110 a of the pillars 110 either recessed or protruding (different etch rates), as desired.
- Both CMP and plasma/reactive-ion etching are processes well known in integrated-circuit processing.
- the un-masked etch step above does not require that the top surface 14 a be flat, as the etching will expose the top of the pillar 110 before the surrounding area is exposed.
- the pillars 110 are removed, leaving nanopores 16 extending a specified distance into (or beyond) the insulating material 14 , by employing a selective etch. Because of their extremely small size, the pillars 110 are best removed by gas-phase etching. For example, a selective chemical or plasma etch can remove the pillar material 110 without significantly attacking the surrounding insulating material 14 . If a plasma is used, its composition is selected to be chemically selective, rather than relying on high-energy/high-density ion bombardment.
- FIG. 1 e shows the resulting structure, after etching away the pillars 110 , leaving nanopores 16 where the pillars were originally located.
- the nanopores 16 are intended, at least in some applications, to be approximately the size of molecules that are to be placed in them. For example, many long-chain molecules are about 10 nm long and about 1 nm in diameter.
- the size (diameter) of the nanopores 16 depends on the size of the pillars 110 . Broadly, however, the nanopores 16 may be formed having a length within the range of about 5 to 100 nm and a diameter within the range of about 1 to 10 nm. It is expected that the aspect ratio (length:diameter) is likely to be less than about 100:1 and, for practical considerations, less than about 25:1.
- the array of nanopores 16 is essentially complete.
- the molecules 18 can then be dispersed over the surface. Many of the molecules fill the nanopores 16 and become aligned preferentially in the direction of the nanopores. The degree of alignment depends on the relative diameters and lengths of the nanopores 16 and molecules 18 .
- FIG. If illustrates the filling of the nanopores 16 with molecules or other material 18 .
- the bottom of the nanopores 16 may be made electrically conducting, either by separate deposition of an electrically-conducting film as a buried layer in the substrate 10 or by use of an electrically conductive substrate 10 .
- the bottom of the nanopores 16 may be covered by a thin tunnel barrier so that a controlled electrical connection between the molecules and the underlying substrate can be made for advantageous use of the molecules in an electronic device. In other cases, a thick insulator may remain if the molecule needs to be electrically isolated.
- the array of nanopores 16 that is formed can find a variety of uses. For example, it may be desirable to characterize a molecule. Such nanopores 16 can isolate individual molecules from each other and permit probing, such as by scanning tunneling microscopy (STM). Alternatively, it may be desirable to form molecular electronic devices. The nanopores 16 not only isolate, or separate, the individual molecules from each other, but, in the case of long-chain molecules, prevent bending or kinking of the molecules.
- STM scanning tunneling microscopy
- Molecular electronic devices may employ molecules that are capable of switching in the presence of an electric field.
- molecules include the rotaxanes, pseudo-rotaxanes, catenanes, and spiropyrans.
- the substrate 10 forms one electrode, and it is easily within the ability of one skilled in this art, based on the teachings that are emerging, to form a suitable second electrode for applying the electric field.
- Nanopores 16 Filling the nanopores 16 with a material 18 such as a semiconductor or a magnetic material can be used to produce electronic or magnetic devices.
- the nanopores can be filled by a selective chemical vapor deposition process or possibly by electrochemical deposition. In either case, the nanopore is filled from the bottom toward the top. More conventional processes that nucleate material on the walls of the pore will be difficult to implement because of the small diameter and high aspect ratio of the nanopores 16 .
- the foregoing discussion is directed primarily to the preferred orientation of the nanopores 16 relative to the substrate 10 , namely, substantially perpendicular. Other orientations may also be obtained, less than 90 degrees, such as by changing the angle of the etch source to the substrate or tilting the substrate during directional etching.
- the method of forming a nanopore array is expected to find use in the fabrication of molecular electronic devices and for the physical and electrical characterization of molecules.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Nanotechnology (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Geochemistry & Mineralogy (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Organic Chemistry (AREA)
- Power Engineering (AREA)
- Life Sciences & Earth Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Inorganic Chemistry (AREA)
- Analytical Chemistry (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- [0001] The U.S. Government has a paid-up license in this invention and the right in limited circumstances to require the patent owner to license others on reasonable terms as provided for by the terms of Contract No. MDA 97201-3-0005 awarded by the Defense Advanced Research Projects Agency.
- The present invention is related generally to forming nanopores useful for aligning molecules.
- The field of molecular electronics relies on ordered placement of molecules on a supporting substrate, which is often an electrode of an electronic device. For most applications, the molecules should have a definite orientation or be oriented with respect to the substrate plane, often perpendicular to it. Molecular films are often formed by Langmuir-Blodgett techniques to obtain a uniform monolayer or multilayer film. However, the orientation of the molecules is often difficult to control using Langmuir-Blodgett techniques until carefully refined for each combination of molecule and substrate and even then may be complicated by domains. A more robust method of aligning the molecules is needed using a technique that is less sensitive to the particular molecule being used. In addition, some applications require molecules to be spaced (separated) from each other; this cannot be readily accomplished by Langmuir-Blodgett techniques.
- One approach to providing spaced holes in a substrate (silicon nitride-coated silicon) is disclosed by M. Park et al, “Block Copolymer Lithography: Periodic Arrays of ˜1011 Holes in 1 Square Centimeter”, Science, Vol. 276, pp. 1401-1404 (30 May 1997). However, the block copolymer mask is easily ablated during reactive ion etching, thus limiting this approach in the depth of the holes that can be formed. Further, the block copolymers that are used are not commercially available, and must be synthesized for each use, which is inconvenient for use outside the laboratory.
- In accordance with the present invention, a method is provided for forming one molecule or an array of molecules aligned at a defined orientation to the substrate. The method is also useful for forming a mold for deposition of other materials therein and for spacing or separating molecules.
- The array of molecules is formed by dispersing them in a small single hole (nanopore) or in an array of small, aligned holes (nanopores) in a substrate. Typically, the material in which the pores are formed is electrically insulating. The underlying substrate may be either electrically conducting or insulating. For electronic device applications, the substrate is, in general, electrically conducting and may be exposed and accessible at the bottom of the pores so that one end of the molecule in the nanopore makes electrical contact to the substrate.
- The method for forming a nanopore array for aligning molecules for molecular electronic devices comprises:
- (a) providing a substrate having a first major surface and a second major surface, substantially parallel to the first major surface;
- (b) forming an etch mask on the first major surface, the etch mask comprising one or a plurality of nanoparticles;
- (c) directionally etching the substrate from the first major surface toward the second major surface, using the etch mask to protect underlying portions of the substrate against the etching, thereby forming a plurality of pillars underneath the etch mask;
- (d) forming a layer of insulating material on the surface of the etched substrate, including between the pillars and either partially covering or embedding the pillars; and
- (e) removing the pillars to leave a plurality of nanopores in the insulating layer.
- If the pillars are embedded, then between steps (d) and (e), a process step is added to expose the ends of the pillars.
- During the directional etching, the substrate may be maintained normal to the etching source to thereby provide nanopores that are substantially perpendicular to the substrate. Alternatively, the substrate and the etching source may be maintained at a pre-selected angle relative to each other to provide nanopores that are in a defined orientation relative to the substrate.
- The method of the present invention aligns the molecules in a fixed direction, using a technique that is less sensitive to the particular molecule being used.
- FIGS. 1a-1 f are cross-sectional views, illustrating the method steps according to an embodiment of the present invention.
- The discussion which follows is primarily directed to forming an array of nanopores. However, it will be appreciated that the same approach can be used to form a single nanopore.
- In accordance with the present invention, a technique is provided for forming an array of molecules aligned in a pre-selected defined orientation relative to the substrate. In one embodiment, that orientation is preferably substantially perpendicular. The array of molecules is formed by dispersing them in an array of small, aligned holes (nanopores) in a substrate. Typically, the material in which the pores are formed is electrically insulating. The underlying substrate may be either electrically conducting or insulating. For electronic device applications, the substrate is generally electrically conducting and may be exposed and accessible at the bottom of the pores so that one end of the molecule in the nanopore makes electrical contact to the substrate. A substrate such as a single-crystal silicon wafer is especially convenient because many of the process steps to form the molecular array can use techniques already well developed for integrated-circuit fabrication. For example, heavily doped silicon has sufficient electrical conductivity to serve as one electrode for the molecules. Alternatively, a metal layer can be formed over the silicon or over an oxide on silicon if lower resistivity or electrical isolation is needed.
- The following steps are used to form the array:
- Turning to FIG. 1a, a
substrate 10 is shown. The substrate, if insulating, may be an oxide, such as silicon dioxide or aluminum oxide, or a nitride, such as silicon nitride, or an oxynitride, such as silicon oxynitride or a carbide, such as silicon carbide. If conducting, the substrate may be heavily doped single crystalline or polycrystalline silicon or a metal or a metal layer over silicon or silicon dioxide. - Next, an etch mask of nanoscopic dimensions is applied to the
substrate 10, for example, usingnanoparticles 12. Nanoparticles of well controlled dimensions are readily available. For example, suspensions containing nanoparticles may be commercially obtained. One such source, Ted Pella, Inc. (Redding, Calif.), provides gold nanoparticles in a sol, with gold particles available in specific sizes ranging from about 2 nm to 250 nm. These nanoparticles are usually composed of an inorganic crystalline core, typically a metal, that is coated with an organic species to keep the nanoparticles from agglomerating. Thesenanoparticles 12 can be dispersed on thesurface 10 a of thesubstrate 10 from the liquid phase. Alternatively, thenanoparticles 12 can be formed by depositing a material of one lattice constant on a substrate having a different lattice constant and using the forces from the lattice mismatch to form nanoparticulate islands of the depositing material. As shown in FIG. 1a, thenanoparticles 12 are distributed on amajor surface 10 a of thesubstrate 10 to a coverage less than a single layer. That is, the nanoparticles are separated from each other by a space and there are no multiple layers of the nanoparticles. - In either case, the
nanoparticles 12 are then used as an etch mask, and thesubstrate 10 is directionally etched, for example using reactive ion etching (RIE) to a controlled depth. The etch chemistry andnanoparticulate material 12 are selected so that the material comprising thesubstrate 10 is etched much faster than the nanoparticulate material. This etch process produces an array ofpillars 110 on thenew surface 10 a′ of thesubstrate 10. Thenanoparticulates 12 may be removed before further processing or may be left on the pillars 110 (and typically removed during subsequent processing). As shown in FIG. 1b, thenanoparticles 12 serve as an etch mask for directional RIE, leavingpillars 110 on an etched surface 12 b. - Because the
nanoparticles 12 comprise a metallic core, they are better able to withstand the rigors of RIE, and are not readily ablated, as are organic polymers. The ability to survive longer during RIE means that taller pillars, and hence deeper nanopores, can be fabricated. - It will be appreciated that the cross-section of a pillar need not be perfectly uniform over its entire height, but may evidence some taper, as a consequence of the etching process.
- The length of the
pillars 110 can be tailored to have a specific relation to the length of the molecules to be inserted in the formed nanopores. The remaining thickness of the substrate 10 (the distance betweenback surface 10 b and the newfront surface 10 a′) must be sufficient to provide suitable mechanical strength to thesubstrate 10. - Next, the array of
pillars 110 must be transformed into a corresponding array ofholes 16, in which themolecules 18 can be placed. This is accomplished in the following manner: An insulatingmaterial 14 is formed on thesurface 10 a′ of thesubstrate 10, surrounding and covering thepillars 110. Examples of suitable insulating materials include oxides, such as silicon dioxide and aluminum oxide, nitrides, such as silicon nitride, oxynitrides, such as silicon oxynitride, carbides, such as silicon carbide, and diamond-like carbon (DLC). Silicon dioxide may be formed by any number of well known techniques, including, but not limited to, thermal deposition and spin-on-glass (SOG). Thin aluminum oxide, for example, on the order of 12 to 25 Å thick, is formed by totally reacting aluminum in oxygen during deposition or depositing A1 and oxidizing afterwards. Still further examples of suitable insulating materials include polymers that have the requisite chemical and electrical properties, i.e., a slower differential etch rate than thepillars 110 and electrically insulating attributes. Such insulating polymers are well known; an example includes polyfluoroalkylenes, which may be produced in a carbon-hydrogen-fluorine plasma. - The insulating
material 14 may be formed by chemical vapor deposition or by liquid-phase techniques commonly used in semiconductor device processing. Good filling of the space between thepillars 110 is critical. The surroundingmaterial 14 will typically extend above the top of thepillars 110 so that the pillars are completely covered, but this is not essential. Depending on the subsequent processing, a resultant flat (planar)top surface 14 a may or may not be important. As shown in FIG. 1c, alayer 14 of an oxide, e.g., silicon dioxide (SiO2), is blanket-deposited, employing well-known deposition techniques, to completely or partially cover thepillars 110. Examples of suitable deposition methods include chemical vapor deposition (CVD) (e.g., high density plasma CVD or thermal CVD or ozone-assisted CVD or plasma-enhanced CVD) and spin-coating, all of which are well-known in the art of semiconductor device fabrication. - If the
pillars 110 are not already exposed, the insulatingmaterial 14 surrounding and covering the pillars is then reduced in thickness so that the tops 110 a of the pillars are exposed. This material removal may be accomplished by chemical-mechanical polishing (CMP), a technique commonly used in integrated-circuit fabrication. In this case, having a flattop surface 14 a before polishing is not critical. At the end of this step, thesurface 14 a′ is flat; the surface is composed of both the exposed ends of thepillars 110 a and the surrounding insulatingmaterial 14. FIG. 1d shows the resulting structure after polishing, leaving aflat surface 14 a′ in the insulatinglayer 14. - Alternatively, the material removal may be accomplished by an unmasked single- or multi-step plasma/reactive-ion etch technique. In this case, the
top surface 14 a must be flat before the start of the etch process. The selectivity of the plasma/reactive-ion etch can be adjusted during different portions of the etch process to produce either aflat surface 14 a′ (same etch rate) or a surface with theends 110 a of thepillars 110 either recessed or protruding (different etch rates), as desired. Both CMP and plasma/reactive-ion etching are processes well known in integrated-circuit processing. - If the
layer 14 is deposited in such a manner as to form thinner regions over thepillars 110, then the un-masked etch step above does not require that thetop surface 14 a be flat, as the etching will expose the top of thepillar 110 before the surrounding area is exposed. - As the final step, the
pillars 110 are removed, leavingnanopores 16 extending a specified distance into (or beyond) the insulatingmaterial 14, by employing a selective etch. Because of their extremely small size, thepillars 110 are best removed by gas-phase etching. For example, a selective chemical or plasma etch can remove thepillar material 110 without significantly attacking the surrounding insulatingmaterial 14. If a plasma is used, its composition is selected to be chemically selective, rather than relying on high-energy/high-density ion bombardment. FIG. 1e shows the resulting structure, after etching away thepillars 110, leavingnanopores 16 where the pillars were originally located. - The
nanopores 16 are intended, at least in some applications, to be approximately the size of molecules that are to be placed in them. For example, many long-chain molecules are about 10 nm long and about 1 nm in diameter. The size (diameter) of thenanopores 16, of course, depends on the size of thepillars 110. Broadly, however, thenanopores 16 may be formed having a length within the range of about 5 to 100 nm and a diameter within the range of about 1 to 10 nm. It is expected that the aspect ratio (length:diameter) is likely to be less than about 100:1 and, for practical considerations, less than about 25:1. - At this point, the array of
nanopores 16 is essentially complete. Themolecules 18 can then be dispersed over the surface. Many of the molecules fill thenanopores 16 and become aligned preferentially in the direction of the nanopores. The degree of alignment depends on the relative diameters and lengths of thenanopores 16 andmolecules 18. FIG. If illustrates the filling of thenanopores 16 with molecules orother material 18. - By proper processing techniques before applying the
molecules 18, the bottom of thenanopores 16 may be made electrically conducting, either by separate deposition of an electrically-conducting film as a buried layer in thesubstrate 10 or by use of an electricallyconductive substrate 10. Alternatively, the bottom of thenanopores 16 may be covered by a thin tunnel barrier so that a controlled electrical connection between the molecules and the underlying substrate can be made for advantageous use of the molecules in an electronic device. In other cases, a thick insulator may remain if the molecule needs to be electrically isolated. - The array of
nanopores 16 that is formed can find a variety of uses. For example, it may be desirable to characterize a molecule.Such nanopores 16 can isolate individual molecules from each other and permit probing, such as by scanning tunneling microscopy (STM). Alternatively, it may be desirable to form molecular electronic devices. Thenanopores 16 not only isolate, or separate, the individual molecules from each other, but, in the case of long-chain molecules, prevent bending or kinking of the molecules. - Molecular electronic devices may employ molecules that are capable of switching in the presence of an electric field. Examples of such molecules include the rotaxanes, pseudo-rotaxanes, catenanes, and spiropyrans. For such devices, the
substrate 10 forms one electrode, and it is easily within the ability of one skilled in this art, based on the teachings that are emerging, to form a suitable second electrode for applying the electric field. - Filling the
nanopores 16 with a material 18 such as a semiconductor or a magnetic material can be used to produce electronic or magnetic devices. The nanopores can be filled by a selective chemical vapor deposition process or possibly by electrochemical deposition. In either case, the nanopore is filled from the bottom toward the top. More conventional processes that nucleate material on the walls of the pore will be difficult to implement because of the small diameter and high aspect ratio of thenanopores 16. - The foregoing discussion is directed primarily to the preferred orientation of the
nanopores 16 relative to thesubstrate 10, namely, substantially perpendicular. Other orientations may also be obtained, less than 90 degrees, such as by changing the angle of the etch source to the substrate or tilting the substrate during directional etching. - The method of forming a nanopore array is expected to find use in the fabrication of molecular electronic devices and for the physical and electrical characterization of molecules.
Claims (46)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/029,583 US20030116531A1 (en) | 2001-12-20 | 2001-12-20 | Method of forming one or more nanopores for aligning molecules for molecular electronics |
JP2002363419A JP2003218346A (en) | 2001-12-20 | 2002-12-16 | Method for forming one or a plurality of nano pores for aligning molecules for molecular electronics |
GB0229598A GB2387272B (en) | 2001-12-20 | 2002-12-19 | Method of forming one or more nanapores for aligning molecules for molecular electronics |
US11/906,819 US7922927B2 (en) | 2001-12-20 | 2007-10-03 | Method of forming one or more nanopores for aligning molecules for molecular electronics |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/029,583 US20030116531A1 (en) | 2001-12-20 | 2001-12-20 | Method of forming one or more nanopores for aligning molecules for molecular electronics |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/906,819 Continuation US7922927B2 (en) | 2001-12-20 | 2007-10-03 | Method of forming one or more nanopores for aligning molecules for molecular electronics |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030116531A1 true US20030116531A1 (en) | 2003-06-26 |
Family
ID=21849787
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/029,583 Abandoned US20030116531A1 (en) | 2001-12-20 | 2001-12-20 | Method of forming one or more nanopores for aligning molecules for molecular electronics |
US11/906,819 Expired - Fee Related US7922927B2 (en) | 2001-12-20 | 2007-10-03 | Method of forming one or more nanopores for aligning molecules for molecular electronics |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/906,819 Expired - Fee Related US7922927B2 (en) | 2001-12-20 | 2007-10-03 | Method of forming one or more nanopores for aligning molecules for molecular electronics |
Country Status (3)
Country | Link |
---|---|
US (2) | US20030116531A1 (en) |
JP (1) | JP2003218346A (en) |
GB (1) | GB2387272B (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030215376A1 (en) * | 2002-05-17 | 2003-11-20 | Chopra Nasreen G. | Nanopore system using nanotubes and C60 molecules |
US20050196950A1 (en) * | 2001-12-13 | 2005-09-08 | Werner Steinhogl | Method of producing layered assembly and a layered assembly |
US20050266271A1 (en) * | 2004-05-25 | 2005-12-01 | Hitachi, Ltd. | Method for producing recording medium, recording medium employing said method, and information recording and reproducing apparatus |
US20050287523A1 (en) * | 2004-06-01 | 2005-12-29 | The Regents Of The University Of California | Functionalized platform for individual molecule or cell characterization |
US20060252226A1 (en) * | 2004-06-29 | 2006-11-09 | International Business Machiens Corporation | Integrated SOI fingered decoupling capacitor |
US20090084688A1 (en) * | 2007-09-27 | 2009-04-02 | The Board Of Trustees Of The University Of Illinois | Solid state device |
US20090142472A1 (en) * | 2006-07-14 | 2009-06-04 | Barth Phillip W | Methods of fabrication employing nanoscale mandrels |
DE102008039798A1 (en) * | 2008-08-15 | 2010-02-25 | NMI Naturwissenschaftliches und Medizinisches Institut an der Universität Tübingen | Method of transferring nanostructures into a substrate |
US20120118739A1 (en) * | 2010-09-30 | 2012-05-17 | Walavalkar Sameer | Devices and methods for sequencing nucleic acids |
US9089819B2 (en) | 2010-09-30 | 2015-07-28 | California Institute Of Technology | Particulate nanosorting stack |
CN104803348A (en) * | 2015-04-20 | 2015-07-29 | 中国科学院光电技术研究所 | Method for preparing high-aspect-ratio polymer nano-pillar array by using sacrificial template |
WO2017161224A1 (en) * | 2016-03-18 | 2017-09-21 | Massachusetts Institute Of Technology | Nanoporous semiconductor materials and manufacture thereof |
CN110364594A (en) * | 2019-07-19 | 2019-10-22 | 中原工学院 | A kind of preparation method of gallium nitride or aluminum nitride nanopore |
US20210041392A1 (en) * | 2017-03-14 | 2021-02-11 | Roche Sequencing Solutions, Inc. | Nanopore well structures and methods |
US11004943B2 (en) | 2018-04-05 | 2021-05-11 | Massachusetts Institute Of Technology | Porous and nanoporous semiconductor materials and manufacture thereof |
US20220102200A1 (en) * | 2020-09-30 | 2022-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Patterning material including carbon-containing layer and method for semiconductor device fabrication |
KR20220044081A (en) * | 2020-09-30 | 2022-04-06 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Patterning material including silicon-containing layer and method for semiconductor device fabrication |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4813775B2 (en) * | 2004-06-18 | 2011-11-09 | 日本電信電話株式会社 | Porous structure and manufacturing method thereof |
JP2010283381A (en) * | 2010-08-26 | 2010-12-16 | Nippon Telegr & Teleph Corp <Ntt> | Method of manufacturing heterostructure |
US8889562B2 (en) | 2012-07-23 | 2014-11-18 | International Business Machines Corporation | Double patterning method |
EP3343651B1 (en) * | 2015-10-02 | 2019-09-18 | Central Glass Company, Limited | Thermoelectric conversion material and method for producing same |
CN106315505B (en) * | 2016-08-24 | 2018-11-06 | 深圳先进技术研究院 | A method of the adhesion strength between enhancing polyimide substrate and conductive metal layer |
US10370247B2 (en) | 2016-08-29 | 2019-08-06 | International Business Machines Corporation | Contacting molecular components |
US11674947B2 (en) | 2020-06-13 | 2023-06-13 | International Business Machines Corporation | Nanopore structures |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5569355A (en) * | 1995-01-11 | 1996-10-29 | Center For Advanced Fiberoptic Applications | Method for fabrication of microchannel electron multipliers |
US6515325B1 (en) * | 2002-03-06 | 2003-02-04 | Micron Technology, Inc. | Nanotube semiconductor devices and methods for making the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4407695A (en) * | 1981-12-31 | 1983-10-04 | Exxon Research And Engineering Co. | Natural lithographic fabrication of microstructures over large areas |
US5393373A (en) * | 1991-07-11 | 1995-02-28 | Goldstar Electron Co., Ltd. | Methods of patterning and manufacturing semiconductor devices |
EP0731490A3 (en) * | 1995-03-02 | 1998-03-11 | Ebara Corporation | Ultra-fine microfabrication method using an energy beam |
US6379572B1 (en) * | 2000-06-02 | 2002-04-30 | Sony Corporation | Flat panel display with spaced apart gate emitter openings |
US6274396B1 (en) * | 2001-01-29 | 2001-08-14 | Advanced Micro Devices, Inc. | Method of manufacturing calibration wafers for determining in-line defect scan tool sensitivity |
JP2003053699A (en) * | 2001-08-10 | 2003-02-26 | Nikon Corp | Method of forming pinhole and measuring device |
-
2001
- 2001-12-20 US US10/029,583 patent/US20030116531A1/en not_active Abandoned
-
2002
- 2002-12-16 JP JP2002363419A patent/JP2003218346A/en not_active Withdrawn
- 2002-12-19 GB GB0229598A patent/GB2387272B/en not_active Expired - Fee Related
-
2007
- 2007-10-03 US US11/906,819 patent/US7922927B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5569355A (en) * | 1995-01-11 | 1996-10-29 | Center For Advanced Fiberoptic Applications | Method for fabrication of microchannel electron multipliers |
US6515325B1 (en) * | 2002-03-06 | 2003-02-04 | Micron Technology, Inc. | Nanotube semiconductor devices and methods for making the same |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7413971B2 (en) * | 2001-12-13 | 2008-08-19 | Steinhoegl Werner | Method of producing a layered arrangement and layered arrangement |
US20050196950A1 (en) * | 2001-12-13 | 2005-09-08 | Werner Steinhogl | Method of producing layered assembly and a layered assembly |
US6919002B2 (en) * | 2002-05-17 | 2005-07-19 | Agilent Technologies, Inc. | Nanopore system using nanotubes and C60 molecules |
US20030215376A1 (en) * | 2002-05-17 | 2003-11-20 | Chopra Nasreen G. | Nanopore system using nanotubes and C60 molecules |
US20050266271A1 (en) * | 2004-05-25 | 2005-12-01 | Hitachi, Ltd. | Method for producing recording medium, recording medium employing said method, and information recording and reproducing apparatus |
US7732005B2 (en) * | 2004-05-25 | 2010-06-08 | Hitachi, Ltd. | Method for producing recording medium, recording medium employing said method, and information recording and reproducing apparatus |
US20050287523A1 (en) * | 2004-06-01 | 2005-12-29 | The Regents Of The University Of California | Functionalized platform for individual molecule or cell characterization |
US20060252226A1 (en) * | 2004-06-29 | 2006-11-09 | International Business Machiens Corporation | Integrated SOI fingered decoupling capacitor |
US7674675B2 (en) * | 2004-06-29 | 2010-03-09 | International Business Machines Corporation | Method of forming an integrated SOI fingered decoupling capacitor |
US20090142472A1 (en) * | 2006-07-14 | 2009-06-04 | Barth Phillip W | Methods of fabrication employing nanoscale mandrels |
US7553730B2 (en) * | 2006-07-14 | 2009-06-30 | Agilent Technologies, Inc. | Methods of fabrication employing nanoscale mandrels |
US20090084688A1 (en) * | 2007-09-27 | 2009-04-02 | The Board Of Trustees Of The University Of Illinois | Solid state device |
US8702929B2 (en) | 2007-09-27 | 2014-04-22 | The Board Of Trustees Of The University Of Illinois | Solid state device |
US8192600B2 (en) | 2007-09-27 | 2012-06-05 | The Board Of Trustees Of The University Of Illinois | Solid state device |
US8366947B2 (en) * | 2008-08-15 | 2013-02-05 | Nmi Naturwissenschaftliches Und Medizinisches Institut An Der Universitaet Tuebingen | Method for transferring nanostructures into a substrate |
DE102008039798A1 (en) * | 2008-08-15 | 2010-02-25 | NMI Naturwissenschaftliches und Medizinisches Institut an der Universität Tübingen | Method of transferring nanostructures into a substrate |
US20110135881A1 (en) * | 2008-08-15 | 2011-06-09 | Nmi Naturwissenschaftliches Und Medizinisches Institut An Der Universitaet Tuebingen | Method for transferring nanostructures into a substrate |
US9618477B2 (en) | 2010-09-30 | 2017-04-11 | California Institute Of Technology | Devices and methods for sequencing nucleic acids |
US8535512B2 (en) * | 2010-09-30 | 2013-09-17 | California Institute Of Technology | Devices and methods for sequencing nucleic acids |
US9089819B2 (en) | 2010-09-30 | 2015-07-28 | California Institute Of Technology | Particulate nanosorting stack |
US20120118739A1 (en) * | 2010-09-30 | 2012-05-17 | Walavalkar Sameer | Devices and methods for sequencing nucleic acids |
CN104803348A (en) * | 2015-04-20 | 2015-07-29 | 中国科学院光电技术研究所 | Method for preparing high-aspect-ratio polymer nano-pillar array by using sacrificial template |
WO2017161224A1 (en) * | 2016-03-18 | 2017-09-21 | Massachusetts Institute Of Technology | Nanoporous semiconductor materials and manufacture thereof |
US10128341B2 (en) | 2016-03-18 | 2018-11-13 | Massachusetts Institute Of Technology | Nanoporous semiconductor materials and manufacture thereof |
CN109072451A (en) * | 2016-03-18 | 2018-12-21 | 麻省理工学院 | Nano porous semiconductor material and its manufacture |
US10943982B2 (en) | 2016-03-18 | 2021-03-09 | Massachusetts Institute Of Technology | Nanoporous semiconductor materials |
US20210041392A1 (en) * | 2017-03-14 | 2021-02-11 | Roche Sequencing Solutions, Inc. | Nanopore well structures and methods |
US11004943B2 (en) | 2018-04-05 | 2021-05-11 | Massachusetts Institute Of Technology | Porous and nanoporous semiconductor materials and manufacture thereof |
CN110364594A (en) * | 2019-07-19 | 2019-10-22 | 中原工学院 | A kind of preparation method of gallium nitride or aluminum nitride nanopore |
US20220102200A1 (en) * | 2020-09-30 | 2022-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Patterning material including carbon-containing layer and method for semiconductor device fabrication |
KR20220044079A (en) * | 2020-09-30 | 2022-04-06 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Patterning material including carbon-containing layer and method for semiconductor device fabrication |
KR20220044081A (en) * | 2020-09-30 | 2022-04-06 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Patterning material including silicon-containing layer and method for semiconductor device fabrication |
KR102628731B1 (en) | 2020-09-30 | 2024-01-23 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Patterning material including silicon-containing layer and method for semiconductor device fabrication |
KR102718037B1 (en) | 2020-09-30 | 2024-10-15 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Patterning material including carbon-containing layer and method for semiconductor device fabrication |
US12205824B2 (en) | 2020-09-30 | 2025-01-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Patterning material including silicon-containing layer and method for semiconductor device fabrication |
Also Published As
Publication number | Publication date |
---|---|
JP2003218346A (en) | 2003-07-31 |
GB2387272B (en) | 2005-06-22 |
GB2387272A (en) | 2003-10-08 |
GB0229598D0 (en) | 2003-01-22 |
US20080203055A1 (en) | 2008-08-28 |
US7922927B2 (en) | 2011-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7922927B2 (en) | Method of forming one or more nanopores for aligning molecules for molecular electronics | |
US7892956B2 (en) | Methods of manufacture of vertical nanowire FET devices | |
US8207029B2 (en) | Method for manufacturing semiconductor device | |
US7803698B2 (en) | Methods for controlling catalyst nanoparticle positioning and apparatus for growing a nanowire | |
CN1935632B (en) | Method of manufacturing a nanowire device | |
US8080456B2 (en) | Robust top-down silicon nanowire structure using a conformal nitride | |
US6815750B1 (en) | Field effect transistor with channel extending through layers on a substrate | |
US7217650B1 (en) | Metallic nanowire interconnections for integrated circuit fabrication | |
US8207028B2 (en) | Two-dimensional patterning employing self-assembled material | |
US20060138575A1 (en) | Semiconductor nanowire fluid sensor and method for fabricating the same | |
CN102265400A (en) | Carbon-based memory elements exhibiting reduced delamination and methods of forming the same | |
US8119528B2 (en) | Nanoscale electrodes for phase change memory devices | |
US20100308388A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2005526371A (en) | Single-electron transistor in which the thickness of the insulating layer forms the spacing between the electrodes and manufacturing method | |
TWI376745B (en) | Patterning method | |
US7053403B1 (en) | Iridium oxide nanostructure | |
TW201123351A (en) | Interconnection between sublithographic-pitched structures and lithographic-pitched structures | |
CN111261586B (en) | Method for manufacturing mesoporous semiconductor nano structure | |
KR20090055298A (en) | Manufacturing Method of Semiconductor Device | |
US8685819B2 (en) | Method for the realization of a crossbar array of crossed conductive or semi-conductive access lines | |
US9891189B2 (en) | Techniques for fabricating horizontally aligned nanochannels for microfluidics and biosensors | |
US6905955B2 (en) | Methods of forming conductive connections, and methods of forming nanofeatures | |
US20240162079A1 (en) | Multi-function etching sacrificial layers to protect three-dimensional dummy fins in semiconductor devices | |
US7718545B1 (en) | Fabrication process | |
CN101310369A (en) | Method of manufacturing a semiconductor device and semiconductor device obtained with such a method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HEWLETT-PACKARD COMPANY, COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KAMINS, THEODORE I.;REEL/FRAME:012898/0222 Effective date: 20011218 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:014061/0492 Effective date: 20030926 Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY L.P.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:014061/0492 Effective date: 20030926 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |