+

US20020134911A1 - Method and apparatus for independent readout and reset of pixels within a CMOS image sensor - Google Patents

Method and apparatus for independent readout and reset of pixels within a CMOS image sensor Download PDF

Info

Publication number
US20020134911A1
US20020134911A1 US09/536,581 US53658100A US2002134911A1 US 20020134911 A1 US20020134911 A1 US 20020134911A1 US 53658100 A US53658100 A US 53658100A US 2002134911 A1 US2002134911 A1 US 2002134911A1
Authority
US
United States
Prior art keywords
reset
readout
pixels
imager
pixel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/536,581
Inventor
Jeffrey Zarnowski
Thomas Vogelsong
Matthew Pace
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Silicon Video Inc
Original Assignee
Photon Vision Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Photon Vision Systems Inc filed Critical Photon Vision Systems Inc
Priority to US09/536,581 priority Critical patent/US20020134911A1/en
Assigned to PHOTON VISION SYSTEMS LLC reassignment PHOTON VISION SYSTEMS LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PACE, MATTHEW A., VOGELSONG, THOMAS, ZARNOWSKI, JEFFREY J.
Assigned to PHOTON VISION SYSTEMS, INC. reassignment PHOTON VISION SYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PHOTON VISION SYSTEMS LLC
Assigned to PHOTON VISION SYSTEMS, INC. reassignment PHOTON VISION SYSTEMS, INC. "DOCUMENT PREVIOUSLY RECORDED AT REEL 11146, FRAME 0583, CONTAINED AN ERROR IN PROPERTY NO. 0949037. DOCUMENT RERECORDED TO CORRECT ERROR ON STATED REEL." Assignors: PHOTON VISION SYSTEMS LLC
Publication of US20020134911A1 publication Critical patent/US20020134911A1/en
Assigned to START UP 101, LU, CHARLES, CAYUGA VENTURE FUND II, LLC, AS LENDER AND AGENT FOR ADDITIONAL NAMES ATTACHED, PHILLIPS, PAUL E. reassignment START UP 101 SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PHOTON VISION SYSTEMS, INC.
Assigned to SILICON VIDEO, INC. reassignment SILICON VIDEO, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PHOTON VISION SYSTEMS, INC.
Assigned to PHOTON VISION SYSTEMS, INC. reassignment PHOTON VISION SYSTEMS, INC. RELEASE BY UCC 3 TERMINATION Assignors: CAYUGA VENTURE FUND II, LLC AS AGENT, LU, CHARLES, PHILLIPS, PAUL E., START UP 101
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/76Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/77Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/616Noise processing, e.g. detecting, correcting, reducing or removing noise involving a correlated sampling function, e.g. correlated double sampling [CDS] or triple sampling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/67Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/67Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response
    • H04N25/671Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response for non-uniformity detection or correction
    • H04N25/677Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response for non-uniformity detection or correction for reducing the column or line fixed pattern noise
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/76Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/78Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80Constructional details of image sensors
    • H10F39/802Geometry or disposition of elements in pixels, e.g. address-lines or gate electrodes

Definitions

  • This invention relates generally to controlling the exposure time for elements of a scene. More specifically, it allows one to control the exposure time of any pixel or group of pixels within a scene, independent of readout time (frame-rate), therefore extending the dynamic range to accommodate a given scene.
  • This invention allows readout rate (and exposure time) to be optimized to the portion of the scene that is poorly illuminated, achieving good signal level, AND control the exposure time of the portion of the scene that is well illuminated at the same time. This achieves maximization of the intra-scene illumination levels unavailable before now.
  • FIG. 1 is prior art CMOS Imager, with fixed readout and reset control.
  • FIG. 2 is an active column sensor in accordance with this invention.
  • FIG. 3 is an implementation of a pixel in accordance with the invention.
  • FIG. 4 is a schematic illustration of a matrix of pixels connected to incorporate a full operational amplifier per pixel forming an active column sensor.
  • FIG. 5 is the invention that enables independent readout and reset control.
  • FIG. 6 shows additional selection circuitry on the column.
  • FIG. 7 shows typical pixel implementation.
  • FIG. 8 shows that by adding latches, an entire group or sub-array can be addressed simultaneously.
  • FIG. 1 illustrates a typical prior art CMOS imager, utilizing a fixed read out and reset control in which a given row is selected, and its pixels are read out. After the pixels in the selected row are readout, the pixels within that row are reset, and then immediately placed in the exposure state. This mode of operation fixes the exposure time to the readout rate (frame rate).
  • FIG. 2 is a schematic diagram of a pixel 12 in accordance with the present invention in which the threshold variations from pixel to pixel of the prior art are eliminated. All pixels 12 in a row or column are read out in parallel and for simplicity only one is shown.
  • Pixel 12 which can consist of any photosensitive device 10 , is coupled to a FET 15 to isolate the pixel from the readout circuitry.
  • the FET 15 is one FET of a differential input pair of an operational amplifier 30 that includes FET 24 .
  • the amplifier circuit 30 is configured as a positive feedback unity gain amplifier.
  • a feedback path 32 connects the output of amplifier 30 to input 17 , which in this case is the gate of FET 24 .
  • the amplifier 30 can be configured to have gain, a full differential input, or any operational amplifier configuration as the application required.
  • the fixed gain of amplifier 30 eliminates the gain variability of the prior art.
  • the output of the unity gain amplifier is connected to a Correlated Double Sampler (CDS) that is utilized to eliminate any fixed pattern noise in the video.
  • CDS Correlated Double Sampler
  • a current source 20 comprising a FET 22 has its source connected to a power source VDD and its drain connected to the sources of differential input FETs 15 and 24 .
  • the drains of input FETs 15 and 24 are connected to a current mirror formed from FETs 26 and 28 .
  • the gates of FETs 26 and 28 are connected together and to the source 18 of input FET 15 .
  • the sources of FETs 26 and 28 are connected to a negative power source, VCC.
  • the source 30 of FET 24 is the output of the differential pair and is connected to CDS 34 .
  • the input FET 15 could be either an N channel or P channel FET as the application requires.
  • the pixel # 80 could be either a photogate or a photodiode.
  • FIG. 3 is a detailed schematic of pixel 12 of the active column sensor shown in FIG. 2.
  • a photogate 76 is utilized.
  • FET 76 controls the selection and reset of sense node # 72 .
  • This active column sensor pixel eliminates the separate selection/access FET 58 of prior art. All biasing and controls signals are supplied from the periphery of the pixel array.
  • the pixel can be operated in the following manner.
  • An N type substrate is used and the substrate is biased the most positive potential, e.g. 5.0 volts.
  • the photogate # 70 preferably a layer of polysilicon, is biased to an integrate level (e.g.. 0.0 volts).
  • the region 80 under the photogate # 70 is depleted and as light strikes the immediate area, it will collect (integrate) photon generated carriers.
  • Photogate 72 is biased to 5.0 volts and will not collect photon-generated carriers during the integration because it is biased to the same potential as the substrate.
  • Selecting FET 76 with the reset/Select Control signal biases Photogate 72 .
  • FET 76 is a P channel FET that is selected by a negative signal relative to the substrate, for example 0.0 volts.
  • the photogate is biased by the reset/select bias that preferably is at 5.0 volts. After a predetermined integration time period the pixel is read.
  • Reading the pixel is preferably accomplished in the following manner.
  • the reset/select control is changed to 2.5 volts, causing the region beneath photogate # 72 to be depleted, and the background level is read. Setting the reset/select control to 5.0 volts turns off Reset/select FET 76 .
  • Photogate 70 has its potential removed, and in this example 5.00 volts. Reading the signal will occur as the collected photon generated charge transfers from the region beneath photogate 70 to the region beneath photogate 72 . The transferred photon generated charge modulates the gate of input FET 15 , according to the amount of collected.
  • FPN Fixed Pattern Noise
  • FIG. 4 is a schematic diagram of an array of pixels in accordance with this invention.
  • a plurality of pixels 90 a , 90 b , and 90 c form a first column of the array, and similar columns 92 a - c and 94 a - c complete the array.
  • the pixels are connected with their output FETs in parallel, the combination forming the first one of the differential input pair of operational amplifier 30 .
  • amplifiers 30 a , 30 b and 30 c are identical to FIG. 2.
  • Each amplifier 30 is connected to CDS 34 a , 34 b , and 34 c respectively.
  • CDS 34 a, b, c are connected through column select switches 96 a , 96 b , and 96 c , the common terminals of which are connected to output buffer 98 which can be a source follower, or a more complex signal conditioner as required by the specific application.
  • FIG. 5 illustrates a further embodiment of the claimed invention.
  • the reset portion of the circuitry is separated from the readout circuitry. It is joined with its own independent row selection method. This allows any given row to be reset and placed into the exposure state while any other row is being readout. The readout and reset functions can now be performed independently.
  • FIG. 6 illustrates a further improvement for the invention.
  • selection circuitry is placed along both the columns and the rows.
  • a type of logic gate commonly known as an “AND” gate is located within the pixel.
  • the AND gate is simply two switches connected in series within the pixel. One switch is connected to and triggered by the row selection circuitry, and the other switch is connected to and triggered by the column selection circuitry. Only when both switches are triggered can the pixel be reset or readout. This configuration enables one to readout or reset any given pixel independently.
  • FIG. 8 demonstrates that by adding additional circuitry to latch the selected addresses, a group or “sub-array” can be reset and put into the exposure state simultaneously, causing all the pixels comprising that sub-array to have the identical exposure time.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Investigating Or Analyzing Materials By The Use Of Fluid Adsorption Or Reactions (AREA)
  • Investigating Or Analyzing Materials By The Use Of Electric Means (AREA)

Abstract

A method of increasing the flexibility of the read out and reset functions of a CMOS image sensor is disclosed. This architecture allows new and unique modes of operation. These include the ability to read out and reset the pixels within a row simultaneously, for maximum exposure time, and the ability to reset a selected pixel or a selected group of pixels independently, without resetting any other pixels within the array, allowing the exposure time to be different than the frame time. Also allowing integration time to be unique for every pixel I the array

Description

  • This application is a Continuation-in-Part of U.S. patent application Ser. No. 09/039,835 filed on Mar. 16, 1998 naming Matthew A. Pace and Jeffrey J. Zarnowski as inventors.[0001]
  • FIELD OF THE INVENTION
  • This invention relates generally to controlling the exposure time for elements of a scene. More specifically, it allows one to control the exposure time of any pixel or group of pixels within a scene, independent of readout time (frame-rate), therefore extending the dynamic range to accommodate a given scene. [0002]
  • BACKGROUND OF THE INVENTION
  • Prior to the current invention, it was not possible to have independent control of the readout and reset functions of a CMOS imager pixel. In prior art imagers, selection circuitry was connected to the rows of a pixel array for selecting a row to be readout or reset. That row was then either readout or reset by control circuitry connected to it. The problem with these prior art imagers was that it was not possible to independently select one row for readout and a second row for reset. Only one selection circuit was connected to each row. Once a row was selected, that row could be readout or reset, but no other row could be reset while the first row was being read. After the pixels in the selected row were readout, the pixels within that row were reset, or placed in the exposure state. This mode of operation fixes the exposure time to the readout rate (frame rate). [0003]
  • In a scene that contained both well-illuminated and poorly illuminated portions, it was necessary to compromise readout time (frame rate) to achieve sufficient signal in the poorly illuminated portions, while attempting not to over expose the portions that were well illuminated. [0004]
  • Because of the independent row read nature and random address capability inherent to the active column sensor, this invention is possible. [0005]
  • SUMMARY OF THE INVENTION
  • This invention allows readout rate (and exposure time) to be optimized to the portion of the scene that is poorly illuminated, achieving good signal level, AND control the exposure time of the portion of the scene that is well illuminated at the same time. This achieves maximization of the intra-scene illumination levels unavailable before now. [0006]
  • This is accomplished through the addition of a second selection circuit. Now, a row for readout may be selected simultaneously with a row for reset and both readout and reset may occur. The further addition of another selection circuit allows a column of elements to be chosen for additional readout or reset. The additional selection circuit enables one to select individual pixels for readout and reset.[0007]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is prior art CMOS Imager, with fixed readout and reset control. [0008]
  • FIG. 2 is an active column sensor in accordance with this invention; [0009]
  • FIG. 3 is an implementation of a pixel in accordance with the invention; [0010]
  • FIG. 4 is a schematic illustration of a matrix of pixels connected to incorporate a full operational amplifier per pixel forming an active column sensor. [0011]
  • FIG. 5 is the invention that enables independent readout and reset control. [0012]
  • FIG. 6 shows additional selection circuitry on the column. [0013]
  • FIG. 7 shows typical pixel implementation. [0014]
  • FIG. 8 shows that by adding latches, an entire group or sub-array can be addressed simultaneously.[0015]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • FIG. 1 illustrates a typical prior art CMOS imager, utilizing a fixed read out and reset control in which a given row is selected, and its pixels are read out. After the pixels in the selected row are readout, the pixels within that row are reset, and then immediately placed in the exposure state. This mode of operation fixes the exposure time to the readout rate (frame rate). [0016]
  • FIG. 2 is a schematic diagram of a [0017] pixel 12 in accordance with the present invention in which the threshold variations from pixel to pixel of the prior art are eliminated. All pixels 12 in a row or column are read out in parallel and for simplicity only one is shown. Pixel 12, which can consist of any photosensitive device 10, is coupled to a FET 15 to isolate the pixel from the readout circuitry. The FET 15 is one FET of a differential input pair of an operational amplifier 30 that includes FET 24. For simplicity, in FIG. 2 the amplifier circuit 30 is configured as a positive feedback unity gain amplifier. A feedback path 32 connects the output of amplifier 30 to input 17, which in this case is the gate of FET 24. The amplifier 30 can be configured to have gain, a full differential input, or any operational amplifier configuration as the application required. The fixed gain of amplifier 30 eliminates the gain variability of the prior art. The output of the unity gain amplifier is connected to a Correlated Double Sampler (CDS) that is utilized to eliminate any fixed pattern noise in the video.
  • A [0018] current source 20 comprising a FET 22 has its source connected to a power source VDD and its drain connected to the sources of differential input FETs 15 and 24.
  • The drains of [0019] input FETs 15 and 24 are connected to a current mirror formed from FETs 26 and 28. The gates of FETs 26 and 28 are connected together and to the source 18 of input FET 15. The sources of FETs 26 and 28 are connected to a negative power source, VCC.
  • The [0020] source 30 of FET 24 is the output of the differential pair and is connected to CDS 34.
  • The [0021] input FET 15 could be either an N channel or P channel FET as the application requires. The pixel # 80 could be either a photogate or a photodiode.
  • FIG. 3 is a detailed schematic of [0022] pixel 12 of the active column sensor shown in FIG. 2. In this implementation a photogate 76 is utilized. FET 76 controls the selection and reset of sense node # 72. This active column sensor pixel eliminates the separate selection/access FET 58 of prior art. All biasing and controls signals are supplied from the periphery of the pixel array.
  • The pixel can be operated in the following manner. An N type substrate is used and the substrate is biased the most positive potential, e.g. 5.0 volts. The [0023] photogate # 70, preferably a layer of polysilicon, is biased to an integrate level (e.g.. 0.0 volts). The region 80 under the photogate # 70 is depleted and as light strikes the immediate area, it will collect (integrate) photon generated carriers. Photogate 72 is biased to 5.0 volts and will not collect photon-generated carriers during the integration because it is biased to the same potential as the substrate. Selecting FET 76 with the reset/Select Control signal biases Photogate 72. In this configuration FET 76 is a P channel FET that is selected by a negative signal relative to the substrate, for example 0.0 volts. During integration FET 76 is selected, the photogate is biased by the reset/select bias that preferably is at 5.0 volts. After a predetermined integration time period the pixel is read.
  • Reading the pixel is preferably accomplished in the following manner. The reset/select control is changed to 2.5 volts, causing the region beneath [0024] photogate # 72 to be depleted, and the background level is read. Setting the reset/select control to 5.0 volts turns off Reset/select FET 76. Photogate 70 has its potential removed, and in this example 5.00 volts. Reading the signal will occur as the collected photon generated charge transfers from the region beneath photogate 70 to the region beneath photogate 72. The transferred photon generated charge modulates the gate of input FET 15, according to the amount of collected.
  • Fixed Pattern Noise (FPN) can be eliminated from the video information by utilizing [0025] CDS circuit 34. The first sample applied to the CDS circuit is the background level. The signal information is then applied to the CDS. The difference of the two signals provides for a fixed pattern noise free signal.
  • FIG. 4 is a schematic diagram of an array of pixels in accordance with this invention. A plurality of [0026] pixels 90 a, 90 b, and 90 c, form a first column of the array, and similar columns 92 a-c and 94 a-c complete the array. Within each column, the pixels are connected with their output FETs in parallel, the combination forming the first one of the differential input pair of operational amplifier 30. In all other respects, amplifiers 30 a, 30 b and 30 c are identical to FIG. 2. Each amplifier 30 is connected to CDS 34 a, 34 b, and 34 c respectively. The outputs of CDS 34 a, b, c are connected through column select switches 96 a, 96 b, and 96 c, the common terminals of which are connected to output buffer 98 which can be a source follower, or a more complex signal conditioner as required by the specific application.
  • FIG. 5 illustrates a further embodiment of the claimed invention. In this embodiment the reset portion of the circuitry is separated from the readout circuitry. It is joined with its own independent row selection method. This allows any given row to be reset and placed into the exposure state while any other row is being readout. The readout and reset functions can now be performed independently. [0027]
  • FIG. 6 illustrates a further improvement for the invention. In this embodiment, selection circuitry is placed along both the columns and the rows. A type of logic gate commonly known as an “AND” gate is located within the pixel. The AND gate is simply two switches connected in series within the pixel. One switch is connected to and triggered by the row selection circuitry, and the other switch is connected to and triggered by the column selection circuitry. Only when both switches are triggered can the pixel be reset or readout. This configuration enables one to readout or reset any given pixel independently. [0028]
  • FIG. 8 demonstrates that by adding additional circuitry to latch the selected addresses, a group or “sub-array” can be reset and put into the exposure state simultaneously, causing all the pixels comprising that sub-array to have the identical exposure time. [0029]
  • While the invention has been described in connection with preferred embodiments, it is not intended to limit the scope of the invention to the particular forms set forth, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims. [0030]

Claims (7)

What is claimed:
1. An imager comprising:
(a) a plurality of photosensitive elements, each element having a readout selection switch connected to a readout terminal, and a first reset selection switch connected to a reset terminal, separate from the readout terminal;
(b) an addressable selection circuit connected to the reset terminal;
(c) a separately addressable readout circuit connected to the readout terminal, so that a first photosensitive element can be selected for readout and a second photosensitive element can be selected for reset simultaneously.
2. The imager of claim 1, further comprising a second reset selection switch in series circuit relationship with the first reset selection switch, and a second, separately addressable circuit connected to the second reset switch.
3. The imager of claim 1, further comprising a second readout selection switch in series circuit relationship with the first readout selection switch, and a second, separately addressable circuit connected to the second readout switch.
4. The imager of claim 1, further comprising a latch circuit for storing address information.
5. The imager of claim 1, further comprising a plurality of unitary, differential-input, amplifiers, each amplifier having a plurality of first input transistors, one first input transistor located at each element within the periphery.
6. The imager of claim 5, where the plurality of photosensitive elements are located within a periphery.
7. The imager of claim 6, where each amplifier further comprises a second input transistor located outside the periphery of the array and connected to the first input transistors so as to create a feedback loop.
US09/536,581 1998-03-16 2000-03-28 Method and apparatus for independent readout and reset of pixels within a CMOS image sensor Abandoned US20020134911A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/536,581 US20020134911A1 (en) 1998-03-16 2000-03-28 Method and apparatus for independent readout and reset of pixels within a CMOS image sensor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/039,835 US6084229A (en) 1998-03-16 1998-03-16 Complimentary metal oxide semiconductor imaging device
US09/536,581 US20020134911A1 (en) 1998-03-16 2000-03-28 Method and apparatus for independent readout and reset of pixels within a CMOS image sensor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/039,835 Continuation-In-Part US6084229A (en) 1998-03-16 1998-03-16 Complimentary metal oxide semiconductor imaging device

Publications (1)

Publication Number Publication Date
US20020134911A1 true US20020134911A1 (en) 2002-09-26

Family

ID=21907580

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/039,835 Expired - Lifetime US6084229A (en) 1998-03-16 1998-03-16 Complimentary metal oxide semiconductor imaging device
US09/536,581 Abandoned US20020134911A1 (en) 1998-03-16 2000-03-28 Method and apparatus for independent readout and reset of pixels within a CMOS image sensor

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/039,835 Expired - Lifetime US6084229A (en) 1998-03-16 1998-03-16 Complimentary metal oxide semiconductor imaging device

Country Status (11)

Country Link
US (2) US6084229A (en)
EP (1) EP1062802B1 (en)
JP (1) JP4388696B2 (en)
KR (1) KR100549385B1 (en)
CN (1) CN1200555C (en)
AT (1) ATE251829T1 (en)
AU (1) AU2999899A (en)
CA (1) CA2323486A1 (en)
DE (1) DE69911932T2 (en)
IL (1) IL137832A (en)
WO (1) WO1999048282A1 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020113886A1 (en) * 2001-02-20 2002-08-22 Jaroslav Hynecek High Dynamic Range Active Pixel CMOS Image Sensor and data processing system incorporating adaptive pixel reset
US20020158976A1 (en) * 2001-03-29 2002-10-31 Vni Dov A. Method for timing control
US6856349B1 (en) * 1996-09-30 2005-02-15 Intel Corporation Method and apparatus for controlling exposure of a CMOS sensor array
US20050051775A1 (en) * 2003-09-04 2005-03-10 Guy Meynants Semiconductor pixel arrays with reduced sensitivity to defects
US20060004255A1 (en) * 2002-09-30 2006-01-05 Iddan Gavriel J In-vivo sensing system
US7012645B1 (en) * 1999-08-26 2006-03-14 Micron Technology, Inc. Image sensor with p-type circuitry and n-type photosensor
US20060056828A1 (en) * 2002-12-26 2006-03-16 Iddan Gavriel J In vivo imaging device and method of manufacture thereof
US20080165258A1 (en) * 2005-05-10 2008-07-10 Andrew Augustine Wajs Method of Controlling an Image Capturing System, Image Capturing System and Digital Camera
US20080312502A1 (en) * 2005-12-02 2008-12-18 Christopher Paul Swain System and Device for in Vivo Procedures
CN101204080B (en) * 2005-04-21 2010-12-29 宽银幕电影成像有限责任公司 Scanning imager employing multiple chips with staggered pixels
US20130208154A1 (en) * 2012-02-14 2013-08-15 Weng Lyang Wang High-sensitivity CMOS image sensors

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE38499E1 (en) * 1997-07-21 2004-04-20 Foveon, Inc. Two-stage amplifier for active pixel sensor cell array for reducing fixed pattern noise in the array output
US6590198B1 (en) * 1998-03-16 2003-07-08 Photon Vision Systems, Inc. Video bus for high speed multi-resolution imagers
US6239456B1 (en) 1998-08-19 2001-05-29 Photobit Corporation Lock in pinned photodiode photodetector
US6677995B1 (en) * 1999-02-04 2004-01-13 Agere Systems Inc. Array readout system
JP3601052B2 (en) * 1999-03-11 2004-12-15 日本電気株式会社 Solid-state imaging device
US6611213B1 (en) 1999-03-22 2003-08-26 Lucent Technologies Inc. Method and apparatus for data compression using fingerprinting
US6717616B1 (en) * 1999-08-16 2004-04-06 Intel Corporation Amplifier assisted active pixel read out structure
US7133074B1 (en) * 1999-09-28 2006-11-07 Zoran Corporation Image sensor circuits including sampling circuits used therein for performing correlated double sampling
WO2001063910A1 (en) 2000-02-22 2001-08-30 Photobit Corporation Frame shuttering scheme for increased frame rate
US6320934B1 (en) * 2000-06-26 2001-11-20 Afp Imaging Corporation Sensor characterization in memory
US6404854B1 (en) 2000-06-26 2002-06-11 Afp Imaging Corporation Dental x-ray imaging system
US6307915B1 (en) 2000-06-26 2001-10-23 Afp Imaging Corporation Triggering of solid state X-ray imagers with non-destructive readout capability
US6965407B2 (en) * 2001-03-26 2005-11-15 Silicon Video, Inc. Image sensor ADC and CDS per column
WO2002091424A1 (en) * 2001-05-07 2002-11-14 Photon Vision Systems, Inc. A cmos system for capturing an image and a method thereof
US7554067B2 (en) * 2001-05-07 2009-06-30 Panavision Imaging Llc Scanning imager employing multiple chips with staggered pixels
US6818877B2 (en) * 2001-05-17 2004-11-16 Silicon Video, Inc. Pre-charging a wide analog bus for CMOS image sensors
JP2003060990A (en) * 2001-08-10 2003-02-28 Victor Co Of Japan Ltd Solid-state imaging device and read method thereof
US20030035178A1 (en) * 2001-08-17 2003-02-20 George Seaver Solid-state system for tracking and regulating optical beams
US6794627B2 (en) * 2001-10-24 2004-09-21 Foveon, Inc. Aggregation of active pixel sensor signals
US20030202111A1 (en) * 2002-04-30 2003-10-30 Jaejin Park Apparatus and methods for dark level compensation in image sensors using dark pixel sensor metrics
DE10227622A1 (en) * 2002-06-20 2004-01-15 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. sensor circuit
US6780666B1 (en) * 2003-08-07 2004-08-24 Micron Technology, Inc. Imager photo diode capacitor structure with reduced process variation sensitivity
FR2866180B1 (en) * 2004-02-06 2006-06-23 St Microelectronics Sa METHOD OF PROCESSING INFORMATION DELIVERED BY AN ACTIVE PIXEL MATRIX OF A SENSOR PROVIDING EXTENDED DYNAMIC AND GAIN, AND CORRESPONDING SENSOR.
JP2005328274A (en) * 2004-05-13 2005-11-24 Canon Inc Solid-state imaging device and imaging system
JP2005328275A (en) * 2004-05-13 2005-11-24 Canon Inc Solid state imaging device and imaging system
EP1789843A2 (en) * 2004-08-25 2007-05-30 Panavision Imaging, Inc Method and apparatus for controlling a lens, and camera module incorporating same
US7432540B2 (en) * 2005-08-01 2008-10-07 Micron Technology, Inc. Dual conversion gain gate and capacitor combination
KR100738551B1 (en) * 2006-01-17 2007-07-11 삼성전자주식회사 Heater Roller of Image Forming Machine
US7544921B2 (en) * 2006-01-19 2009-06-09 Micron Technology, Inc. Linear distributed pixel differential amplifier having mirrored inputs
US7602429B2 (en) * 2006-02-01 2009-10-13 Chi Wah Kok Paired differential active pixel sensor
US9101279B2 (en) 2006-02-15 2015-08-11 Virtual Video Reality By Ritchey, Llc Mobile user borne brain activity data and surrounding environment data correlation system
US7847846B1 (en) 2006-05-16 2010-12-07 University Of Rochester CMOS image sensor readout employing in-pixel transistor current sensing
JP4215167B2 (en) * 2007-01-16 2009-01-28 シャープ株式会社 Amplification type solid-state imaging device and electronic information device
US20100149393A1 (en) * 2008-05-22 2010-06-17 Panavision Imaging, Llc Increasing the resolution of color sub-pixel arrays
US8035711B2 (en) * 2008-05-22 2011-10-11 Panavision Imaging, Llc Sub-pixel array optical sensor
US8080775B2 (en) * 2008-06-30 2011-12-20 Raytheon Company Differential source follower source leader addressable node readout circuit
CN101841633B (en) * 2009-03-19 2013-09-04 英属开曼群岛商恒景科技股份有限公司 Reading circuit of image sensor
WO2010119702A1 (en) * 2009-04-16 2010-10-21 パナソニック株式会社 Solid-state image pickup element and method of driving same
US20110205384A1 (en) * 2010-02-24 2011-08-25 Panavision Imaging, Llc Variable active image area image sensor
CN102104744B (en) * 2011-03-04 2013-01-16 北京思比科微电子技术股份有限公司 CMOS image sensor pixel reading circuit structure and pixel structure
WO2013040458A1 (en) 2011-09-14 2013-03-21 Panavision Imaging Image sensor adaptive column readout structure
US8992042B2 (en) 2011-11-14 2015-03-31 Halma Holdings, Inc. Illumination devices using natural light LEDs
CN102447848B (en) * 2012-01-17 2013-09-04 中国科学院半导体研究所 Global shutter pixel unit of complementary metal oxide semiconductor (CMOS) image sensor
JP6021360B2 (en) 2012-03-07 2016-11-09 キヤノン株式会社 Imaging device, imaging system, and driving method of imaging device.
US9851455B2 (en) 2014-09-22 2017-12-26 General Electric Company Solid state photomultiplier with improved pulse shape readout
WO2016048470A1 (en) * 2014-09-22 2016-03-31 General Electric Company Solid state photomultiplier with improved pulse shape readout
JP6451746B2 (en) * 2014-11-10 2019-01-16 株式会社ニコン Photodetection device and imaging device
CN111066240B (en) * 2017-10-23 2024-03-19 索尼半导体解决方案公司 Semiconductor device and potential measuring device
WO2019175733A1 (en) 2018-03-14 2019-09-19 Insightness Ag Event-based vision sensor manufactured with 3d-ic technology

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5528643A (en) * 1989-11-13 1996-06-18 Texas Instruments Incorporated Charge coupled device/charge super sweep image system and method for making
JP2965777B2 (en) * 1992-01-29 1999-10-18 オリンパス光学工業株式会社 Solid-state imaging device
US5471515A (en) * 1994-01-28 1995-11-28 California Institute Of Technology Active pixel sensor with intra-pixel charge transfer
US5493423A (en) * 1994-10-28 1996-02-20 Xerox Corporation Resettable pixel amplifier for an image sensor array
US5665959A (en) * 1995-01-13 1997-09-09 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Adminstration Solid-state image sensor with focal-plane digital photon-counting pixel array
FR2732848B1 (en) * 1995-04-04 1997-05-16 Thomson Csf Semiconducteurs CCD REGISTER READING AMPLIFIER

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6856349B1 (en) * 1996-09-30 2005-02-15 Intel Corporation Method and apparatus for controlling exposure of a CMOS sensor array
US7012645B1 (en) * 1999-08-26 2006-03-14 Micron Technology, Inc. Image sensor with p-type circuitry and n-type photosensor
US20020113886A1 (en) * 2001-02-20 2002-08-22 Jaroslav Hynecek High Dynamic Range Active Pixel CMOS Image Sensor and data processing system incorporating adaptive pixel reset
US7079178B2 (en) * 2001-02-20 2006-07-18 Jaroslav Hynecek High dynamic range active pixel CMOS image sensor and data processing system incorporating adaptive pixel reset
US20020158976A1 (en) * 2001-03-29 2002-10-31 Vni Dov A. Method for timing control
US7616238B2 (en) * 2001-03-29 2009-11-10 Given Imaging Ltd. Method for timing control of an image sensor
US8449452B2 (en) 2002-09-30 2013-05-28 Given Imaging Ltd. In-vivo sensing system
US20060004255A1 (en) * 2002-09-30 2006-01-05 Iddan Gavriel J In-vivo sensing system
US20060056828A1 (en) * 2002-12-26 2006-03-16 Iddan Gavriel J In vivo imaging device and method of manufacture thereof
US7637865B2 (en) 2002-12-26 2009-12-29 Given Imaging, Ltd. In vivo imaging device
US20080265140A1 (en) * 2003-09-04 2008-10-30 Guy Meynants Semiconductor pixel arrays with reduced sensitivity to defects
US7608516B2 (en) 2003-09-04 2009-10-27 Cypress Semiconductor Corporation Semiconductor pixel arrays with reduced sensitivity to defects
US7408195B2 (en) * 2003-09-04 2008-08-05 Cypress Semiconductor Corporation (Belgium) Bvba Semiconductor pixel arrays with reduced sensitivity to defects
US20050051775A1 (en) * 2003-09-04 2005-03-10 Guy Meynants Semiconductor pixel arrays with reduced sensitivity to defects
CN101204080B (en) * 2005-04-21 2010-12-29 宽银幕电影成像有限责任公司 Scanning imager employing multiple chips with staggered pixels
US20080165258A1 (en) * 2005-05-10 2008-07-10 Andrew Augustine Wajs Method of Controlling an Image Capturing System, Image Capturing System and Digital Camera
US20110228139A1 (en) * 2005-05-10 2011-09-22 Andrew Augustine Wajs Method of controlling an image capturing system, image capturing system and digital camera
US8619156B2 (en) 2005-05-10 2013-12-31 Silvercrest Investment Holdings Limited Image capturing system and method of controlling the same utilizing exposure control that captures multiple images of different spatial resolutions
US20080312502A1 (en) * 2005-12-02 2008-12-18 Christopher Paul Swain System and Device for in Vivo Procedures
US20130208154A1 (en) * 2012-02-14 2013-08-15 Weng Lyang Wang High-sensitivity CMOS image sensors

Also Published As

Publication number Publication date
US6084229A (en) 2000-07-04
JP4388696B2 (en) 2009-12-24
DE69911932D1 (en) 2003-11-13
EP1062802A1 (en) 2000-12-27
CN1293863A (en) 2001-05-02
ATE251829T1 (en) 2003-10-15
IL137832A (en) 2005-08-31
WO1999048282A1 (en) 1999-09-23
JP2002507864A (en) 2002-03-12
AU2999899A (en) 1999-10-11
KR20010034571A (en) 2001-04-25
IL137832A0 (en) 2001-10-31
EP1062802B1 (en) 2003-10-08
DE69911932T2 (en) 2004-08-12
KR100549385B1 (en) 2006-02-08
CN1200555C (en) 2005-05-04
CA2323486A1 (en) 1999-09-23

Similar Documents

Publication Publication Date Title
US20020134911A1 (en) Method and apparatus for independent readout and reset of pixels within a CMOS image sensor
US6128039A (en) Column amplifier for high fixed pattern noise reduction
US6549235B1 (en) Single substrate camera device with CMOS image sensor
US6218656B1 (en) Photodiode active pixel sensor with shared reset signal row select
JP4907733B2 (en) Active pixel sensor
US7183531B2 (en) Amplification with feedback capacitance for photodetector signals
US5898168A (en) Image sensor pixel circuit
US6215113B1 (en) CMOS active pixel sensor
US6624850B1 (en) Photogate active pixel sensor with high fill factor and correlated double sampling
US5781233A (en) MOS FET camera chip and methods of manufacture and operation thereof
US7528878B2 (en) Solid state image device and camera using it
JP4362156B2 (en) Sequential correlation double sampling method for CMOS area array sensor
US7345269B2 (en) Method and apparatus providing configurable current source device for image sensors with a selective current at an output node
KR20080012129A (en) Solid State Imaging Device and Imaging Device
US7081607B1 (en) Solid state image pickup device and image pickup system
US6809768B1 (en) Double slope pixel sensor and array
US6111242A (en) Imaging system with gain and error correction circuitry
JP2001177765A (en) Solid-state image pickup device and image pickup system
US6093924A (en) Gain and error correction circuitry
US20050068438A1 (en) Low noise CMOS amplifier for imaging sensors
US7372489B2 (en) Signal processing circuit and solid-state image pickup device
US20050185078A1 (en) Method for processing information delivered by a sensor active pixel matrix offering a wide dynamic range and gain and corresponding sensor
KR100775009B1 (en) Correlated Dual Sampling Circuit and CMOS Image Sensor
USRE42918E1 (en) Single substrate camera device with CMOS image sensor
JP2003259228A (en) Solid-state image pickup device and signal processing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: PHOTON VISION SYSTEMS LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PACE, MATTHEW A.;ZARNOWSKI, JEFFREY J.;VOGELSONG, THOMAS;REEL/FRAME:010712/0364

Effective date: 20000328

AS Assignment

Owner name: PHOTON VISION SYSTEMS, INC., NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PHOTON VISION SYSTEMS LLC;REEL/FRAME:011146/0583

Effective date: 20000926

AS Assignment

Owner name: PHOTON VISION SYSTEMS, INC., NEW YORK

Free format text: "DOCUMENT PREVIOUSLY RECORDED AT REEL 11146, FRAME 0583, CONTAINED AN ERROR IN PROPERTY NO. 0949037. DOCUMENT RERECORDED TO CORRECT ERROR ON STATED REEL.";ASSIGNOR:PHOTON VISION SYSTEMS LLC;REEL/FRAME:011249/0897

Effective date: 20000926

AS Assignment

Owner name: LU, CHARLES, TAIWAN

Free format text: SECURITY INTEREST;ASSIGNOR:PHOTON VISION SYSTEMS, INC.;REEL/FRAME:013614/0776

Effective date: 20020923

Owner name: CAYUGA VENTURE FUND II, LLC, AS LENDER AND AGENT F

Free format text: SECURITY INTEREST;ASSIGNOR:PHOTON VISION SYSTEMS, INC.;REEL/FRAME:013614/0776

Effective date: 20020923

Owner name: PHILLIPS, PAUL E., NEW YORK

Free format text: SECURITY INTEREST;ASSIGNOR:PHOTON VISION SYSTEMS, INC.;REEL/FRAME:013614/0776

Effective date: 20020923

Owner name: START UP 101, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:PHOTON VISION SYSTEMS, INC.;REEL/FRAME:013614/0776

Effective date: 20020923

AS Assignment

Owner name: SILICON VIDEO, INC., NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PHOTON VISION SYSTEMS, INC.;REEL/FRAME:013735/0194

Effective date: 20030327

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: PHOTON VISION SYSTEMS, INC., NEW YORK

Free format text: RELEASE BY UCC 3 TERMINATION;ASSIGNORS:CAYUGA VENTURE FUND II, LLC AS AGENT;PHILLIPS, PAUL E.;LU, CHARLES;AND OTHERS;REEL/FRAME:014192/0792

Effective date: 20031215

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载