+

US20020056895A1 - Semiconductor device and method of making same - Google Patents

Semiconductor device and method of making same Download PDF

Info

Publication number
US20020056895A1
US20020056895A1 US09/956,801 US95680101A US2002056895A1 US 20020056895 A1 US20020056895 A1 US 20020056895A1 US 95680101 A US95680101 A US 95680101A US 2002056895 A1 US2002056895 A1 US 2002056895A1
Authority
US
United States
Prior art keywords
insulative board
plastic resin
face
metal
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/956,801
Other versions
US6414380B1 (en
Inventor
Yoshihiko Ino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lapis Semiconductor Co Ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to OKI ELECTRIC INDUSTRY CO., LTD. reassignment OKI ELECTRIC INDUSTRY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INO, YOSHIHIKO
Publication of US20020056895A1 publication Critical patent/US20020056895A1/en
Priority to US10/153,723 priority Critical patent/US6815260B2/en
Application granted granted Critical
Publication of US6414380B1 publication Critical patent/US6414380B1/en
Assigned to OKI SEMICONDUCTOR CO., LTD. reassignment OKI SEMICONDUCTOR CO., LTD. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: OKI ELECTRIC INDUSTRY CO., LTD.
Assigned to Lapis Semiconductor Co., Ltd. reassignment Lapis Semiconductor Co., Ltd. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: OKI SEMICONDUCTOR CO., LTD
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78—Apparatus for connecting with wire connectors
    • H01L2224/7825—Means for applying energy, e.g. heating means
    • H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301—Capillary
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78—Apparatus for connecting with wire connectors
    • H01L2224/7825—Means for applying energy, e.g. heating means
    • H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301—Capillary
    • H01L2224/78302—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009—Pre-treatment of the connector or the bonding area
    • H01L2224/8503—Reshaping, e.g. forming the ball or the wedge of the wire connector
    • H01L2224/85035—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball"
    • H01L2224/85045—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball" using a corona discharge, e.g. electronic flame off [EFO]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512—Aligning
    • H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518—Translational movements
    • H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85203—Thermocompression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8536—Bonding interfaces of the semiconductor or solid state body
    • H01L2224/85365—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78—Apparatus for connecting with wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to semiconductor devices and, particularly, to a semiconductor device package and a method of making the same.
  • FIG. 10 shows a conventional ball grid array (BGA) type semiconductor device.
  • the BGA type semiconductor device comprises an insulative board 51 and a plurality of metal bumps or solder balls 52 arranged on the lower face of the insulative board 51 as outer electrodes so that it makes miniaturization possible and stronger and easier to handle than the pin type package. Also, it comprises a plurality of conductive members or metal foils 53 and conductive members 54 and 55 .
  • a solder resist 56 is provided on the lower face of the insulative board 51 .
  • a semiconductor element 58 is bonded to the upper face of the insulative board 51 with a bonding agent 57 .
  • the electrodes 59 of the semiconductor element 59 are connected to the conductive members 53 by metal wires 60 , which are covered by an insulative resin 61 .
  • the BGA type semiconductor device has the solder resist 56 to coat the lower face of the insulative board 51 so that if the solder resist 56 has low adhesive powers, it could separate to lower the reliability of the semiconductor device. Since the insulative board 51 already has the conductive members 53 , 54 , and 55 , the solder resist 56 , and the metal bumps 52 , the manufacturing cost is high.
  • a semiconductor device which comprises an insulative board having first and second opposed faces; a thermally plastic resin provided on the first face of the insulative board; a semiconductor element secured to the first face of the insulative board by the thermally plastic resin and having at least one electrode; at least one metal wire having an end bonded to the electrode of the semiconductor element and the other end put through the thermally plastic resin and the insulative board to form a metal ball that is embedded in the insulative board on a side of the second face of the insulative board; an enveloping resin for enveloping the metal wire on a side of the first face of the insulative board, and at least one metal bump provided on the second face of the insulative board and connected to the metal ball.
  • the insulative board has a tape-shaped form.
  • the insulative board is curable with ultraviolet rays.
  • the insulative board is made of nonwoven cotton fabric.
  • a method of making a semiconductor device which comprises the steps of coating a first face of an insulative board with a thermally plastic resin; bonding a semiconductor element onto the thermally plastic resin; piercing the thermally plastic resin and the insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of the metal wire on a side of a second face of the insulative board that is opposite to the first face of the insulative board and pulling out the capillary from the insulative board and the thermally plastic resin such that the metal ball is embedded in the insulative board; pressing the capillary onto an electrode of the semiconductor element to bond the metal wire to the electrode and cutting off an extra wire; and attaching at least one metal bump to the second face of the insulative board so as to be connected to the metal ball.
  • a method of making a semiconductor device comprising the steps of applying a coat of thermally plastic resin to a first face of an insulative board that is curable with ultraviolet rays; bonding a semiconductor element onto the thermally plastic resin; piercing the thermally plastic resin and the insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of the metal wire on a side of a second face of the insulative board that is opposite to the first face of the insulative board and pulling out the capillary from the insulative board and the thermally plastic resin such that the metal ball is embedded in the insulative board; pressing the capillary onto an electrode of the semiconductor element to bond the metal wire to the electrode and cutting off an extra wire; irradiating the insulative board with the ultraviolet rays; and attaching at least one metal bump to the second face of the insulative board so as to be connected to the metal ball.
  • a method of making a semiconductor device comprising the steps of coating a first face of an insulative board of nonwoven cotton fabric with a thermally plastic resin; bonding a semiconductor element onto the thermally plastic resin; piercing the thermally plastic resin and the insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of the metal wire on a side of a second face of the insulative board that is opposite to the first face of the insulative board and pulling out the capillary from the insulative board and the thermally plastic resin such that the metal ball is embedded in the insulative board; pressing the capillary onto an electrode of the semiconductor element to bond the metal wire to the electrode and cutting off an extra wire; and attaching at least one metal bump to the second face of the insulative board so as to be connected to the metal ball.
  • the capillary piercing step is performed while the thermally plastic resin is heated on a heat stage.
  • the metal ball of the metal wire is formed by a spark produced between the metal wire and an electric torch.
  • FIG. 1 is a sectional view of a semiconductor device according to an embodiment of the invention.
  • FIG. 2( a ) is a plan view of a tape of insulative boards
  • FIG. 2( b ) is a sectional view taken along line S 2 -S 2 of FIG. 2( a );
  • FIG. 3( a ) is a plan view of the tape of insulative boards on which semiconductor elements are bonded;
  • FIG. 3( b ) is a sectional view taken along line S 3 -S 3 of FIG. 3( a );
  • FIG. 4( a ) is a plan view of the tape of insulative boards to which metal wires are attached;
  • FIG. 4( b ) is a sectional view taken along line S 4 -S 4 of FIG. 4( a );
  • FIG. 5( a ) is a plan view of the tape of insulative boards on which enveloping resins are applied;
  • FIG. 5( b ) is a sectional view taken along line S 5 -S 5 of FIG. 5( a );
  • FIG. 6( a ) is a plan view of the lower face of the tape of insulative boards to which metal bumps are attached;
  • FIG. 6( b ) is a sectional view taken along line S 6 -S 6 of FIG. 6( a );
  • FIGS. 7 ( a )-( f ) are diagrams showing the steps of making the metal wires of FIG. 4( a );
  • FIG. 8 is a sectional view of a semiconductor device according to the second embodiment of the invention.
  • FIG. 9 is a sectional view of a semiconductor device according to the third embodiment of the invention.
  • FIG. 10 is a sectional view of a conventional semiconductor device.
  • a semiconductor device comprises an insulative board or sheet 1 , a thermally plastic resin 2 coated on the insulative sheet l, a semiconductor element 3 secured to the insulative sheet 1 by the thermally plastic resin 2 , and a plurality of metal wires 4 that are made of gold or the like.
  • An end 4 a of each metal wire 4 is connected to the electrode 3 a of the semiconductor element 3 while the other end forms a metal ball 4 b that is embedded in the insulative board 1 on the side of the lower face or the face opposite to the face where the semiconductor element 3 is mounted.
  • the semiconductor device also comprises an enveloping resin 5 that is made of an insulative material to envelope the metal wires 4 on the side of the semiconductor element 3 , and a plurality of metal bumps or outer electrodes 6 that are connected to the metal balls 4 b .
  • the metal bumps 6 are made of solder balls for example.
  • the semiconductor device is made as follows.
  • FIGS. 2 ( a ) and 2 ( b ) a tape of the insulative board 1 is unreeled and the thermally plastic resin 2 is coated on the tape.
  • FIGS. 3 ( a ) and 3 ( b ) a plurality of semiconductor elements 3 are bonded under heat and pressure onto the thermally plastic resin 2 .
  • FIGS. 4 ( a ) and 4 ( b ) the metal wires 4 are attached while the thermally plastic resin 2 is softened on a heat stage 12 .
  • This step comprises the following substeps.
  • a capillary 11 that holds the metal wire 4 as shown in FIG. 7( a ) is put through the thermally plastic resin 2 and the insulative board 1 as shown in FIG. 7( b ). Then, a metal ball 4 b is formed at the front end of the metal wire 4 by the spark between an electric torch 13 and the metal wire 4 as shown in FIG. 7( c ). Then, the capillary 11 is pulled out of the insulative board 1 and the thermally plastic resin 2 such that the metal ball 4 b is embedded in the insulative board 1 as shown in FIG. 7( d ). Then, the capillary 11 is press-bonded against the electrode 3 a of the semiconductor element 3 to bond the metal wire 4 to the electrode 3 a and cut as shown in FIGS. 7 ( e ) and 7 ( f ), respectively.
  • the metal wires 4 are enveloped by the enveloping resin 5 of an insulative material that is provided on the side of the semiconductor element 3 .
  • a plurality of metal bumps 6 connected to the metal balls 4 b are attached to the lower face of the insulative board 1 .
  • a plurality of the semiconductor elements on the insulative board 11 are divided by individual cut to provide a semiconductor device such as shown in FIG. 1.
  • the metal bumps 6 are provided on the lower face of the insulative board 1 as outer electrodes so that further miniaturization is possible and, since the metal bumps 6 do not have a pin-shaped form, the semiconductor device is strong and easy to handle. Also, it is simpler than the BGA type semiconductor device, thus making it possible to reduce the manufacturing cost. In addition, no solder resist coating is used so that there is no solder resist separation, eliminating the reliability problem resulting therefrom. Furthermore, the enveloping resin 5 has high reflow resistance.
  • the method of making the semiconductor device according to the first embodiment of the invention is applicable to the semiconductor elements 3 of any chip-size that can be mounted within the tape of the insulative board 1 .
  • a variety of semiconductor element chips can be mounted on the same insulative board 1 .
  • the steps of drawing a tape of the insulative board 1 from a reel, installation of the semiconductor elements 3 , formation of the metal wires 4 , enveloping of the resin 5 , and formation of the metal bumps 6 by solder printing can be streamlined to minimize the number of process steps.
  • the electrodes are provided on the lower face of the insulative board 1 so that a great number of metal bumps 6 can be made readily to provide a multiple pin semiconductor device.
  • a semiconductor device according to the second embodiment of the invention is the same as that of the first embodiment except that an insulative board 21 is cured by ultraviolet radiation.
  • the method of making the semiconductor device according to the second embodiment comprises the step of irradiating ultraviolet rays to the insulative board 21 following the step of piercing or putting the capillary through the insulative board 21 . This irradiating step prevents the insulative board 21 from being torn by the capillary piercing.
  • the other features and functions of the second embodiment are the same as those of the first embodiment.
  • a semiconductor device is the same as that of the first embodiment except that the insulative board is replaced by an insulative board 22 that is made of nonwoven cotton fabric that is impregnated with the thermally plastic resin 2 to form such an integral layer as shown.
  • a preferred example of the nonwoven cotton fabric is Benleaze (trademark) of Asahi Kasei Co., Ltd. It has a carbonization temperature from 260 to 300 degrees C., which is substantially higher than 180 degrees C. or the molding temperature of the thermally plastic resin. By heating the insulative board 22 it is possible to prevent the insulative board 22 from being torn in the capillary piercing step. The use of the nonwoven cotton fabric reduces the manufacturing cost.
  • the other features and functions of the third embodiment are the same as those of the first embodiment.
  • the metal bumps are provided on the lower face of an insulative board so that further miniaturization is possible. Since the metal bumps do not have a pin-shaped form, they are strong and easy to handle.
  • the semiconductor device is simpler than the BGA type semiconductor device so that it is possible to cut the manufacturing cost. Since no solder resist coating is used, there is no solder resist separation that reduces the reliability of the semiconductor device. Finally, the enveloping resin applied to the semiconductor device has an excellent reflow resistance.
  • the manufacturing method is useful for semiconductor elements of any size that is mountable within the insulative board.
  • the same insulative board is useful for any type of semiconductor chip. It is possible to streamline the steps of drawing a tape of insulative board from a reel, bonding the semiconductor element, forming the metal wires, enveloping with the resin, and forming metal bumps by solder printing so that it is possible to reduce the number of process steps. Furthermore, a great number of bumps can be formed, making it easy to provide a multiple-pin semiconductor device.
  • the step of irradiating the insulative board with ultraviolet rays is provided to prevent the insulative board from being torn in the capillary piercing step.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)

Abstract

A semiconductor device comprises an insulative board (1), a thermally plastic resin (2) coated on the insulative board (1), a semiconductor element (3) secured by the thermally plastic resin (2) and having an electrode (3 a), at least one metal wire (4) extending through the thermally plastic resin (2) and the insulative board (1) and having an end (4 a) connected to the electrode (3 a) and, at the other end, a metal ball (4 b) embedded in the insulative board (1), an enveloping resin (5) for covering the metal wire (4), and at least one metal bump (6) connected to the metal ball (4 b).

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to semiconductor devices and, particularly, to a semiconductor device package and a method of making the same. [0002]
  • This application is a counterpart of Japanese application Serial Number 2000-347855, filed on Nov. 15, 2000, the subject matter of which is incorporated herein by reference. [0003]
  • 2. Description of the Related Art [0004]
  • FIG. 10 shows a conventional ball grid array (BGA) type semiconductor device. The BGA type semiconductor device comprises an [0005] insulative board 51 and a plurality of metal bumps or solder balls 52 arranged on the lower face of the insulative board 51 as outer electrodes so that it makes miniaturization possible and stronger and easier to handle than the pin type package. Also, it comprises a plurality of conductive members or metal foils 53 and conductive members 54 and 55. A solder resist 56 is provided on the lower face of the insulative board 51. A semiconductor element 58 is bonded to the upper face of the insulative board 51 with a bonding agent 57. The electrodes 59 of the semiconductor element 59 are connected to the conductive members 53 by metal wires 60, which are covered by an insulative resin 61.
  • However, the BGA type semiconductor device has the solder resist [0006] 56 to coat the lower face of the insulative board 51 so that if the solder resist 56 has low adhesive powers, it could separate to lower the reliability of the semiconductor device. Since the insulative board 51 already has the conductive members 53, 54, and 55, the solder resist 56, and the metal bumps 52, the manufacturing cost is high.
    • SUMMARY OF THE INVENTION
  • Accordingly, it is an object of the invention to provide a simple, inexpensive, and reliable semiconductor device having advantages of the BGA type semiconductor device, such as miniaturization, strength, and easiness to handle. [0007]
  • According to one aspect of the invention there is provided a semiconductor device which comprises an insulative board having first and second opposed faces; a thermally plastic resin provided on the first face of the insulative board; a semiconductor element secured to the first face of the insulative board by the thermally plastic resin and having at least one electrode; at least one metal wire having an end bonded to the electrode of the semiconductor element and the other end put through the thermally plastic resin and the insulative board to form a metal ball that is embedded in the insulative board on a side of the second face of the insulative board; an enveloping resin for enveloping the metal wire on a side of the first face of the insulative board, and at least one metal bump provided on the second face of the insulative board and connected to the metal ball. [0008]
  • According to an embodiment of the invention, the insulative board has a tape-shaped form. [0009]
  • According to another embodiment of the invention the insulative board is curable with ultraviolet rays. [0010]
  • According to still another embodiment of the invention, the insulative board is made of nonwoven cotton fabric. [0011]
  • According to another aspect of the invention there is provided a method of making a semiconductor device which comprises the steps of coating a first face of an insulative board with a thermally plastic resin; bonding a semiconductor element onto the thermally plastic resin; piercing the thermally plastic resin and the insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of the metal wire on a side of a second face of the insulative board that is opposite to the first face of the insulative board and pulling out the capillary from the insulative board and the thermally plastic resin such that the metal ball is embedded in the insulative board; pressing the capillary onto an electrode of the semiconductor element to bond the metal wire to the electrode and cutting off an extra wire; and attaching at least one metal bump to the second face of the insulative board so as to be connected to the metal ball. [0012]
  • According to still another aspect of the invention there is provided a method of making a semiconductor device, comprising the steps of applying a coat of thermally plastic resin to a first face of an insulative board that is curable with ultraviolet rays; bonding a semiconductor element onto the thermally plastic resin; piercing the thermally plastic resin and the insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of the metal wire on a side of a second face of the insulative board that is opposite to the first face of the insulative board and pulling out the capillary from the insulative board and the thermally plastic resin such that the metal ball is embedded in the insulative board; pressing the capillary onto an electrode of the semiconductor element to bond the metal wire to the electrode and cutting off an extra wire; irradiating the insulative board with the ultraviolet rays; and attaching at least one metal bump to the second face of the insulative board so as to be connected to the metal ball. [0013]
  • According to yet another aspect of the invention there is provided a method of making a semiconductor device, comprising the steps of coating a first face of an insulative board of nonwoven cotton fabric with a thermally plastic resin; bonding a semiconductor element onto the thermally plastic resin; piercing the thermally plastic resin and the insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of the metal wire on a side of a second face of the insulative board that is opposite to the first face of the insulative board and pulling out the capillary from the insulative board and the thermally plastic resin such that the metal ball is embedded in the insulative board; pressing the capillary onto an electrode of the semiconductor element to bond the metal wire to the electrode and cutting off an extra wire; and attaching at least one metal bump to the second face of the insulative board so as to be connected to the metal ball. [0014]
  • According to yet another embodiment of the invention, the capillary piercing step is performed while the thermally plastic resin is heated on a heat stage. [0015]
  • According to another embodiment of the invention, the metal ball of the metal wire is formed by a spark produced between the metal wire and an electric torch.[0016]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a sectional view of a semiconductor device according to an embodiment of the invention; [0017]
  • FIG. 2([0018] a) is a plan view of a tape of insulative boards;
  • FIG. 2([0019] b) is a sectional view taken along line S2-S2 of FIG. 2(a);
  • FIG. 3([0020] a) is a plan view of the tape of insulative boards on which semiconductor elements are bonded;
  • FIG. 3([0021] b) is a sectional view taken along line S3-S3 of FIG. 3(a);
  • FIG. 4([0022] a) is a plan view of the tape of insulative boards to which metal wires are attached;
  • FIG. 4([0023] b) is a sectional view taken along line S4-S4 of FIG. 4(a);
  • FIG. 5([0024] a) is a plan view of the tape of insulative boards on which enveloping resins are applied;
  • FIG. 5([0025] b) is a sectional view taken along line S5-S5 of FIG. 5(a);
  • FIG. 6([0026] a) is a plan view of the lower face of the tape of insulative boards to which metal bumps are attached;
  • FIG. 6([0027] b) is a sectional view taken along line S6-S6 of FIG. 6(a);
  • FIGS. [0028] 7(a)-(f) are diagrams showing the steps of making the metal wires of FIG. 4(a);
  • FIG. 8 is a sectional view of a semiconductor device according to the second embodiment of the invention; [0029]
  • FIG. 9 is a sectional view of a semiconductor device according to the third embodiment of the invention; and [0030]
  • FIG. 10 is a sectional view of a conventional semiconductor device.[0031]
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • First Embodiment [0032]
  • In FIG. 1, a semiconductor device comprises an insulative board or [0033] sheet 1, a thermally plastic resin 2 coated on the insulative sheet l, a semiconductor element 3 secured to the insulative sheet 1 by the thermally plastic resin 2, and a plurality of metal wires 4 that are made of gold or the like. An end 4 a of each metal wire 4 is connected to the electrode 3 a of the semiconductor element 3 while the other end forms a metal ball 4 b that is embedded in the insulative board 1 on the side of the lower face or the face opposite to the face where the semiconductor element 3 is mounted. The semiconductor device also comprises an enveloping resin 5 that is made of an insulative material to envelope the metal wires 4 on the side of the semiconductor element 3, and a plurality of metal bumps or outer electrodes 6 that are connected to the metal balls 4 b. The metal bumps 6 are made of solder balls for example.
  • The semiconductor device is made as follows. [0034]
  • In FIGS. [0035] 2(a) and 2(b), a tape of the insulative board 1 is unreeled and the thermally plastic resin 2 is coated on the tape.
  • In FIGS. [0036] 3(a) and 3(b), a plurality of semiconductor elements 3 are bonded under heat and pressure onto the thermally plastic resin 2.
  • In FIGS. [0037] 4(a) and 4(b), the metal wires 4 are attached while the thermally plastic resin 2 is softened on a heat stage 12. This step comprises the following substeps.
  • A [0038] capillary 11 that holds the metal wire 4 as shown in FIG. 7(a) is put through the thermally plastic resin 2 and the insulative board 1 as shown in FIG. 7(b). Then, a metal ball 4 b is formed at the front end of the metal wire 4 by the spark between an electric torch 13 and the metal wire 4 as shown in FIG. 7(c). Then, the capillary 11 is pulled out of the insulative board 1 and the thermally plastic resin 2 such that the metal ball 4 b is embedded in the insulative board 1 as shown in FIG. 7(d). Then, the capillary 11 is press-bonded against the electrode 3 a of the semiconductor element 3 to bond the metal wire 4 to the electrode 3 a and cut as shown in FIGS. 7(e) and 7(f), respectively.
  • Then, as shown in FIGS. [0039] 5(a) and 5(b), the metal wires 4 are enveloped by the enveloping resin 5 of an insulative material that is provided on the side of the semiconductor element 3. As shown in FIGS. 6(a) and 6(b), a plurality of metal bumps 6 connected to the metal balls 4 b are attached to the lower face of the insulative board 1. Then, a plurality of the semiconductor elements on the insulative board 11 are divided by individual cut to provide a semiconductor device such as shown in FIG. 1.
  • As has been described above, according to the first embodiment of the invention, the [0040] metal bumps 6 are provided on the lower face of the insulative board 1 as outer electrodes so that further miniaturization is possible and, since the metal bumps 6 do not have a pin-shaped form, the semiconductor device is strong and easy to handle. Also, it is simpler than the BGA type semiconductor device, thus making it possible to reduce the manufacturing cost. In addition, no solder resist coating is used so that there is no solder resist separation, eliminating the reliability problem resulting therefrom. Furthermore, the enveloping resin 5 has high reflow resistance.
  • The method of making the semiconductor device according to the first embodiment of the invention is applicable to the [0041] semiconductor elements 3 of any chip-size that can be mounted within the tape of the insulative board 1. In addition, a variety of semiconductor element chips can be mounted on the same insulative board 1. Furthermore, the steps of drawing a tape of the insulative board 1 from a reel, installation of the semiconductor elements 3, formation of the metal wires 4, enveloping of the resin 5, and formation of the metal bumps 6 by solder printing can be streamlined to minimize the number of process steps. Moreover, the electrodes are provided on the lower face of the insulative board 1 so that a great number of metal bumps 6 can be made readily to provide a multiple pin semiconductor device.
  • Second Embodiment [0042]
  • In FIG. 8, a semiconductor device according to the second embodiment of the invention is the same as that of the first embodiment except that an [0043] insulative board 21 is cured by ultraviolet radiation. The method of making the semiconductor device according to the second embodiment comprises the step of irradiating ultraviolet rays to the insulative board 21 following the step of piercing or putting the capillary through the insulative board 21. This irradiating step prevents the insulative board 21 from being torn by the capillary piercing. The other features and functions of the second embodiment are the same as those of the first embodiment.
  • Third Embodiment [0044]
  • In FIG. 9, a semiconductor device according to the third embodiment of the invention is the same as that of the first embodiment except that the insulative board is replaced by an [0045] insulative board 22 that is made of nonwoven cotton fabric that is impregnated with the thermally plastic resin 2 to form such an integral layer as shown. A preferred example of the nonwoven cotton fabric is Benleaze (trademark) of Asahi Kasei Co., Ltd. It has a carbonization temperature from 260 to 300 degrees C., which is substantially higher than 180 degrees C. or the molding temperature of the thermally plastic resin. By heating the insulative board 22 it is possible to prevent the insulative board 22 from being torn in the capillary piercing step. The use of the nonwoven cotton fabric reduces the manufacturing cost. The other features and functions of the third embodiment are the same as those of the first embodiment.
  • As has been described above, according to the invention, the metal bumps are provided on the lower face of an insulative board so that further miniaturization is possible. Since the metal bumps do not have a pin-shaped form, they are strong and easy to handle. The semiconductor device is simpler than the BGA type semiconductor device so that it is possible to cut the manufacturing cost. Since no solder resist coating is used, there is no solder resist separation that reduces the reliability of the semiconductor device. Finally, the enveloping resin applied to the semiconductor device has an excellent reflow resistance. [0046]
  • According to another aspect of the invention, the manufacturing method is useful for semiconductor elements of any size that is mountable within the insulative board. In addition, the same insulative board is useful for any type of semiconductor chip. It is possible to streamline the steps of drawing a tape of insulative board from a reel, bonding the semiconductor element, forming the metal wires, enveloping with the resin, and forming metal bumps by solder printing so that it is possible to reduce the number of process steps. Furthermore, a great number of bumps can be formed, making it easy to provide a multiple-pin semiconductor device. [0047]
  • Following the step of piercing the insulative board with the capillary, the step of irradiating the insulative board with ultraviolet rays is provided to prevent the insulative board from being torn in the capillary piercing step. [0048]
  • The employment of the nonwoven cotton fabric for the insulative board reduces the manufacturing cost. [0049]

Claims (12)

What is claimed is:
1. A semiconductor device, comprising:
an insulative board having first and second opposed faces;
a thermally plastic resin provided on said first face of said insulative board;
a semiconductor element secured to said first face of said insulative board by said thermally plastic resin and having at least one electrode;
at least one metal wire having an end bonded to said electrode of said semiconductor element and the other end put through said thermally plastic resin and said insulative board to form a metal ball that is embedded in said insulative board on a side of said second face of said insulative board;
an enveloping resin for enveloping said metal wire on a side of said first face of said insulative board; and
at least one metal bump provided on said second face of said insulative board and connected to said metal ball.
2. The semiconductor device according to claim 1, wherein said insulative board has a tape-shaped form.
3. The semiconductor device according to claim 1 or 2, wherein said insulative board is curable with ultraviolet rays.
4. The semiconductor device according to claim 1 or 2, wherein said insulative board is made of nonwoven cotton fabric.
5. A method of making a semiconductor device, comprising the steps of:
coating a first face of an insulative board with a thermally plastic resin;
bonding at least one semiconductor element onto said thermally plastic resin;
piercing said thermally plastic resin and said insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of said metal wire on a side of a second face of said insulative board that is opposite to said first face of said insulative board and pulling out said capillary from said insulative board and said thermally plastic resin such that said metal ball is embedded in said insulative board;
pressing said capillary onto an electrode of said semiconductor element to bond said metal wire to said electrode and cutting off an extra wire; and
attaching at least one metal bump to said second face of said insulative board so as to be connected to said metal ball.
6. A method of making a semiconductor device, comprising the steps of:
coating a first face of an insulative board with a thermally plastic resin, said insulative board being urable with ultraviolet rays;
bonding at least one semiconductor element onto said thermally plastic resin;
piercing said thermally plastic resin and said insulative board with at least one capillary that holds a metal wire, forming a metal ball at a front end of said metal wire on a side of a second face of said insulative board that is opposite to said first face of said insulative board and pulling out said capillary from said insulative board and said thermally plastic resin such that said metal ball is embedded in said insulative board;
pressing said capillary onto an electrode of said semiconductor element to bond said metal wire to said electrode and cutting off an extra wire;
irradiating said insulative board with said ultraviolet rays; and
attaching at least one metal bump to said second face of said insulative board so as to be connected to said metal ball.
7. A method of making a semiconductor device, comprising the steps of:
coating a first face of an insulative board of nonwoven cotton fabric with a thermally plastic resin;
bonding at least one semiconductor element onto said thermally plastic resin;
piercing said thermally plastic resin and said insulative board with a capillary that holds at least one metal wire, forming a metal ball at a front end of said metal wire on a side of a second face of said insulative board that is opposite to said first face of said insulative board and pulling out said capillary from said insulative board and said thermally plastic resin such that said metal ball is embedded in said insulative board;
pressing said capillary onto an electrode of said semiconductor element to bond said metal wire to said electrode and cutting off an extra wire; and
attaching at least one metal bump to said second face of said insulative board so as to be connected to said metal ball.
8. The method of making a semiconductor device according to claim 5, wherein said capillary piercing step is performed while said thermally plastic resin is heated on a heat stage.
9. The method of making a semiconductor device according to claim 6, wherein said capillary piercing step is performed while said thermally plastic resin is heated on a heat stage.
10. The method of making a semiconductor device according to claim 7, wherein said capillary piercing step is performed while said thermally plastic resin is heated on a heat stage.
11. The method of making a semiconductor device according to one of claims 5-10, wherein said metal ball of said metal wire is formed by a spark produced between said metal wire and an electric torch.
12. The method of making a semiconductor device according to one of claims 5-10, which further comprises the step of unreeling a tape of said insulative board before said coating step of said thermally plastic resin, and the step of cutting said unreeled tape of said insulative board such that said at least one semiconductor element is divided after said attaching step of said metal bump.
US09/956,801 2000-11-15 2001-09-21 Semiconductor device and method of making same Expired - Fee Related US6414380B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/153,723 US6815260B2 (en) 2000-11-15 2002-05-24 Method of making semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000347855A JP4354109B2 (en) 2000-11-15 2000-11-15 Semiconductor device and manufacturing method thereof
JP2000-347855 2000-11-15

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/153,723 Division US6815260B2 (en) 2000-11-15 2002-05-24 Method of making semiconductor device

Publications (2)

Publication Number Publication Date
US20020056895A1 true US20020056895A1 (en) 2002-05-16
US6414380B1 US6414380B1 (en) 2002-07-02

Family

ID=18821526

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/956,801 Expired - Fee Related US6414380B1 (en) 2000-11-15 2001-09-21 Semiconductor device and method of making same
US10/153,723 Expired - Fee Related US6815260B2 (en) 2000-11-15 2002-05-24 Method of making semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/153,723 Expired - Fee Related US6815260B2 (en) 2000-11-15 2002-05-24 Method of making semiconductor device

Country Status (2)

Country Link
US (2) US6414380B1 (en)
JP (1) JP4354109B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040189707A1 (en) * 2003-03-27 2004-09-30 Microsoft Corporation System and method for filtering and organizing items based on common elements

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW563233B (en) * 2002-09-11 2003-11-21 Advanced Semiconductor Eng Process and structure for semiconductor package
JP2004303861A (en) * 2003-03-31 2004-10-28 Renesas Technology Corp Semiconductor device and its manufacturing method
US7442641B2 (en) * 2004-05-12 2008-10-28 Kulicke And Soffa Industries, Inc. Integrated ball and via package and formation process

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1516251A (en) * 1994-03-18 2004-07-28 �������ɹ�ҵ��ʽ���� Method for mfg. semiconductor assembly and semiconductor assembly
JP3264622B2 (en) * 1996-07-16 2002-03-11 株式会社東芝 Semiconductor device
JPH11102985A (en) * 1997-09-26 1999-04-13 Mitsubishi Electric Corp Semiconductor integrated circuit device
JP3837215B2 (en) * 1997-10-09 2006-10-25 三菱電機株式会社 Individual semiconductor device and manufacturing method thereof
JP3310617B2 (en) * 1998-05-29 2002-08-05 シャープ株式会社 Resin-sealed semiconductor device and method of manufacturing the same
US6002169A (en) * 1998-06-15 1999-12-14 Lsi Logic Corporation Thermally enhanced tape ball grid array package
JP3764587B2 (en) * 1998-06-30 2006-04-12 富士通株式会社 Manufacturing method of semiconductor device
JP2000195984A (en) * 1998-12-24 2000-07-14 Shinko Electric Ind Co Ltd Carrier substrate for semiconductor device, method of manufacturing the same, semiconductor device and method of manufacturing the same
KR100960739B1 (en) * 1999-02-26 2010-06-01 텍사스 인스트루먼츠 인코포레이티드 Thermally Enhanced Semiconductor Ball Grid Array Devices and Their Manufacturing Methods
US6242815B1 (en) * 1999-12-07 2001-06-05 Advanced Semiconductor Engineering, Inc. Flexible substrate based ball grid array (BGA) package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040189707A1 (en) * 2003-03-27 2004-09-30 Microsoft Corporation System and method for filtering and organizing items based on common elements

Also Published As

Publication number Publication date
US20020142520A1 (en) 2002-10-03
US6414380B1 (en) 2002-07-02
JP4354109B2 (en) 2009-10-28
JP2002151628A (en) 2002-05-24
US6815260B2 (en) 2004-11-09

Similar Documents

Publication Publication Date Title
US5900676A (en) Semiconductor device package structure having column leads and a method for production thereof
US6515357B2 (en) Semiconductor package and semiconductor package fabrication method
US20040150107A1 (en) Stack package and fabricating method thereof
US6544428B1 (en) Method for producing a multi-layer circuit board using anisotropic electro-conductive adhesive layer
US6469897B2 (en) Cavity-down tape ball grid array package assembly with grounded heat sink and method of fabricating the same
US5851337A (en) Method of connecting TEHS on PBGA and modified connecting structure
DE102010000407B4 (en) A semiconductor package comprising a metal layer tape and method of making such a semiconductor package
US5959353A (en) Semiconductor device
DE19821715A1 (en) Housing with a circuit component
US20010017408A1 (en) Semiconductor package
US4875618A (en) Wire stacked bonding method
US7365424B2 (en) Microelectronic component assemblies with recessed wire bonds and methods of making same
US20080124547A1 (en) Partially insulation coated metal wire for wire bonding and wire bonding method for semiconductor package using the same
US5729050A (en) Semiconductor package substrate and ball grid array (BGA) semiconductor package using same
JPH05109801A (en) Package for semiconductor chip and manufacture thereof
TWI859224B (en) Semiconductor device and method of manufacturing semiconductor device
US7298035B2 (en) Semiconductor device and a method of assembling a semiconductor device
US6462425B1 (en) Semiconductor device and manufacturing method thereof
US5972739A (en) Method of manufacturing a tab semiconductor device
JPS61194732A (en) Method for jointing semiconductor pellet and substrate
US6414380B1 (en) Semiconductor device and method of making same
JPH08264581A (en) Package and its manufacture
US5877549A (en) UFBGA package equipped with interface assembly including a photosoluble layer
US6109369A (en) Chip scale package
US6310389B1 (en) Semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: OKI ELECTRIC INDUSTRY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INO, YOSHIHIKO;REEL/FRAME:012196/0543

Effective date: 20010906

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: OKI SEMICONDUCTOR CO., LTD., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022408/0397

Effective date: 20081001

Owner name: OKI SEMICONDUCTOR CO., LTD.,JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022408/0397

Effective date: 20081001

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
AS Assignment

Owner name: LAPIS SEMICONDUCTOR CO., LTD., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:OKI SEMICONDUCTOR CO., LTD;REEL/FRAME:032495/0483

Effective date: 20111003

LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20140702

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载