US20020045346A1 - Formation of diamond particle interconnects - Google Patents
Formation of diamond particle interconnects Download PDFInfo
- Publication number
- US20020045346A1 US20020045346A1 US09/187,363 US18736398A US2002045346A1 US 20020045346 A1 US20020045346 A1 US 20020045346A1 US 18736398 A US18736398 A US 18736398A US 2002045346 A1 US2002045346 A1 US 2002045346A1
- Authority
- US
- United States
- Prior art keywords
- regions
- substrate
- hard mask
- layer
- diamond
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910003460 diamond Inorganic materials 0.000 title claims abstract description 93
- 239000010432 diamond Substances 0.000 title claims abstract description 93
- 239000002245 particle Substances 0.000 title claims description 34
- 230000015572 biosynthetic process Effects 0.000 title description 6
- 239000000758 substrate Substances 0.000 claims abstract description 46
- 239000007789 gas Substances 0.000 claims abstract description 15
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical group [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 12
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 11
- 230000008021 deposition Effects 0.000 claims abstract description 11
- 239000004065 semiconductor Substances 0.000 claims abstract description 9
- 239000002019 doping agent Substances 0.000 claims abstract description 8
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims abstract description 7
- 238000010438 heat treatment Methods 0.000 claims abstract 2
- 238000000034 method Methods 0.000 claims description 16
- 238000000151 deposition Methods 0.000 claims description 14
- 229910052782 aluminium Inorganic materials 0.000 claims description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 150000001335 aliphatic alkanes Chemical class 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 2
- 229910052796 boron Inorganic materials 0.000 claims description 2
- 230000001590 oxidative effect Effects 0.000 claims description 2
- 238000005530 etching Methods 0.000 claims 7
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 239000011159 matrix material Substances 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 239000013078 crystal Substances 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 238000010952 in-situ formation Methods 0.000 description 3
- 239000002002 slurry Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Chemical compound C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 description 2
- 238000001000 micrograph Methods 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 238000006748 scratching Methods 0.000 description 2
- 230000002393 scratching effect Effects 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- YZCKVEUIGOORGS-UHFFFAOYSA-N Hydrogen atom Chemical compound [H] YZCKVEUIGOORGS-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000005299 abrasion Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- -1 diborane Chemical compound 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000007888 film coating Substances 0.000 description 1
- 238000009501 film coating Methods 0.000 description 1
- 229910002804 graphite Inorganic materials 0.000 description 1
- 239000010439 graphite Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920003223 poly(pyromellitimide-1,4-diphenyl ether) Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical group [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49877—Carbon, e.g. fullerenes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0302—Properties and characteristics in general
- H05K2201/0317—Thin film conductor layer; Thin film passive component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/032—Materials
- H05K2201/0323—Carbon
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/032—Materials
- H05K2201/0326—Inorganic, non-metallic conductor, e.g. indium-tin oxide [ITO]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/325—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/964—Roughened surface
Definitions
- the invention relates to formation of electrical contacts between an electron device and a substrate and, more particularly, to in-situ formation of conductive diamond film regions for crystalline particle interconnects with an electron device.
- Particle interconnects are conductive particles embedded in conductive traces on an insulative or semiconductive substrate for scratching the surface of an electron device, usually a semiconductor chip, for the purpose of making electrical contact upon mechanical compression of the chip and substrate.
- Diamond particles screened to sizes between 10 and 125 microns are electrically plated onto a substrate in patterns defined by standard photoresist processes used in the semiconductor industry. The patterns are designed to match leads or pins or contacts of semiconductor chips. Upon pressing a chip onto a substrate having diamond particles embedded in patterns of corresponding traces, electrical contact is made along the traces through the leads, pins or contacts of the chip.
- diamond particles are sifted down to 100 grit material which is trapped in a screen having pores of similar dimensions.
- the screen is placed on a metalized surface, rolled onto the surface, then plated over to keep the diamond particles in place.
- U.S. Pat. No. 5,083,697 to Difrancesco teaches a method of joining two metal surfaces using metallized particles having a hardness greater than the metals to be joined.
- the patent teaches that high local stress causes elastoplastic deformation which promotes formation of diffusion bonds between the materials.
- Exatron Corporation of San Jose, Calif. has devised a micro-miniature bed-of-nails formed by diamond particles in an electroplate matrix on a substrate.
- the particles make electrical connection between contacts of a chip and the substrate by penetrating the oxides on the contacts by scratching through surface oxide layers.
- the particles are small enough so that the contacts are not damaged, but large enough so that a low resistance path is established.
- the prior art approach is shown in FIG. 1.
- a support 11 carries an insulative layer 13 , such as a ceramic, polyimide or Kapton layer which is only a few thousandths of an inch thick.
- a thin conductive layer 15 thinner than insulative layer 13 , is electroplated onto the insulative layer.
- the conductive layer is a matrix, such as nickel, for holding small diamond particles 17 , some of which are shown protruding from the conductive layer 15 .
- An electrical lead 19 is shown to have an oxide coating 21 . This oxide coating is penetrated or scratched by diamond particles 17 when lead 19 is pushed down onto conductive layer 15 , thereby establishing electrical contact between lead 19 and conductive layer 15 .
- a typical dimension for the width or thickness of electrical lead 19 with oxide coating 21 is indicated by the letter “A” and is about 0.010 inches.
- the height of diamond particles 17 above conductive layer 15 is indicated by the letter “B” and is about 0.001 inches.
- the combined height of diamond particles 17 , conductive layer 15 and insulative layer 13 is indicated by the letter “C” and is about 0.004 inches.
- the above object has been achieved by in-situ formation of a conductive polycrystalline diamond layer on a substrate.
- the layer has sharp crystalline diamond facets projecting therefrom and is formed so that portions of the layer are in appropriate places for making electrical contact with a semiconductor device which will be brought into pressure contact with the layer.
- the present invention provides a single conductive diamond film layer, with portions of the film having sharp diamond crystal facets extending from the film.
- a substrate or base capable of withstanding 800° C. without deformation is placed in a heated diamond film gas phase deposition reactor.
- Such reactors have been known for a long time and are commercially available.
- a diamond film is formed over the whole surface of the substrate by introducing molecular hydrogen, a carbon bearing gas, such as an alkane, to be cracked within the reactor to form molecular carbon and a dopant source, all at a temperature conducive to the deposition of a polycrystalline diamond layer on the substrate base.
- the polycrystalline diamond layer having exposed sharp facets, is etched down to the substrate base to define a desired pattern of contact zones and traces of polycrystalline diamond particles for use as interconnects.
- the dopant source provides sufficient conductivity so that the diamond particles themselves and the film may form conductive traces for electrical contact with a device, particularly where the substrate does not have previously formed metal traces.
- the described in-situ formation method has no matrix which holds the diamond particles. Rather, the diamond particles are in a continuous diamond film with crystalline facets projecting from the film. This is a distinct change relative to the prior art which has taken the approach of embedding diamond particles in various matrices for different applications.
- a diamond film has the distinct advantage of uniformity because mixing of particles within the matrix is not necessary. Diamond crystal facets appear randomly, but with sufficient density that good electrical contact is assured.
- a substrate is roughened by abrading with diamond grit to remove oxides or other films.
- the substrate is placed in a diamond film reactor as above.
- a diamond film is formed in-situ on the substrate by introducing molecular hydrogen, a carbon bearing gas to be cracked within the reactor to form molecular carbon and a dopant source, all at a temperature conducive to the deposition of a polycrystalline diamond layer on the substrate base.
- the diamond layer is etched where no contacts are wanted, leaving polycrystalline diamond film on the contact regions.
- FIG. 1 is a side plan view of a prior art diamond particle interconnect between an electrical lead and an electroplated matrix on a substrate.
- FIGS. 2 A- 2 G are side plan views of a method of making diamond particle interconnects in accord with the present invention.
- FIG. 3 is a side plan view of a diamond particle interconnect region in accord with the present invention.
- FIG. 4 is a photomicrograph of a diamond particle layer for forming interconnects in accord with the present invention.
- a thin substrate 25 is placed on a support surface.
- the substrate 25 is an insulating material such as ceramic, silicon, silicon carbide, or other material which will withstand temperatures up to 1000° C. without deformation.
- the substrate may have conductive metal traces thereon, not shown, terminating in contact zones where conductive diamond film islands are to be formed. Alternatively, the conductive traces can be formed by the conductive diamond film islands described below.
- the substrate is placed in a hot filament reactor at a temperature of approximately 700 to 1000° C.
- the reactor is open to gas flow of a carbon bearing gas, such as methane, in the presence of hydrogen.
- a dopant source containing boron, such as diborane, B 2 H 6 is also present in the reactor. This causes the formation of a conductive polycrystalline diamond film coating 29 , seen in FIG. 2B.
- Some of the hydrogen gas is dissociated into atomic hydrogen and etches any graphite deposited on the substrate without attacking the diamond, causing the deposition of carbon which self-organizes into diamond crystals.
- the reactor conditions may be adjusted so that the principal deposition of the diamond film is in the form of pyramids having a 1-1-0 or 1-1-1 crystal orientation, with a density of at least 2000 facets per square millimeter.
- Different reactors may form the deposition at different temperatures, depending on the type of the reactor.
- a preferred reactor is a tungsten wire array reactor, long known in the diamond film industry.
- a hard masking layer 31 is applied over the entirety of the surface, as seen in FIG. 2C.
- the hard mask layer is preferably aluminum which is vapor deposited or sputtered onto the diamond film layer 31 to a thickness of approximately one micron.
- the surface of the aluminum layer will oxidize to form aluminum oxide.
- non-oxidizing materials may be used for the hard mask layer 31 such as chrome, polysilicon or silicon nitride. Metals are usually sputtered or vapor deposited onto the diamond film layer, while silicon materials are vapor deposited.
- a layer of photoresist 32 is applied over the entirety of the surface to a thickness of a few microns, as seen in FIG. 2D.
- the photoresist is patterned so that contact areas of the diamond film will be defined. Contact areas are those areas where conductive diamond contact with a chip or device is desired. Patterning of the photoresist, followed by removal of unwanted portion, leaves islands of photoresist 32 a, as seen in FIG. 2E, protecting the desired diamond contact zones, but exposing portions of the hard mask layer 31 , such as region 36 .
- the exposed aluminum region 36 is etched with a base, such as KOH which attacks the aluminum, but does not affect the photoresist island 32 a, or diamond film regions. The resulting structure is seen in FIG. 2F where aluminum islands 31 a remain under photoresist regions 32 a, with exposed diamond film regions 38 .
- a reactive ion etch is used to remove the exposed diamond film regions 38 , as well as the remaining photoresist, as seen in FIG. 2G.
- a hard mask island 31 a protects a diamond film island 29 a, but other diamond film regions have been removed.
- remaining islands of the hard mask are removed with KOH, as seen in FIG. 3, leaving only islands 29 a of the diamond film. These remaining islands are contact regions for electronic devices so that electrical communication may be established with the devices through the conductive diamond film islands and associated conductive traces.
- the traces may be diamond film made in the same way and at the same time as the islands described above.
- the substrate 25 may be abraded by buffing or polishing, perhaps ultrasonically, with diamond paste which scratches the surface of the substrate and leaves tiny diamond particles which act as seeds over the entire surface of the substrate for the formation of the diamond film layer.
- the microphotograph of FIG. 4 shows the facets with a density described above, i.e. greater than 2000 per square millimeter. This will provide sufficient abrasion to an oxide or nitride surface to allow surface contact to a chip lead, without wearing away the lead. Since diamond does not oxidize, no preparation of new surfaces, such as cleaning, is necessary.
- the microphotograph shows the general regularity of facets, which have a grain size of between 5 and 100 square microns.
- the conductive diamond region is usually formed atop a conductive trace or an insulative substrate so that electricity, usually low voltage signals, is conducted through the trace and through the diamond region into and out of an electron device, particularly a surface mount device, having a terminal in intimate pressure contact with the conductive diamond region.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Description
- This application is a continuation-in-part of application Ser. No. 09/104,881 filed Jun. 25, 1998.
- The invention relates to formation of electrical contacts between an electron device and a substrate and, more particularly, to in-situ formation of conductive diamond film regions for crystalline particle interconnects with an electron device.
- Particle interconnects are conductive particles embedded in conductive traces on an insulative or semiconductive substrate for scratching the surface of an electron device, usually a semiconductor chip, for the purpose of making electrical contact upon mechanical compression of the chip and substrate. Diamond particles screened to sizes between 10 and 125 microns are electrically plated onto a substrate in patterns defined by standard photoresist processes used in the semiconductor industry. The patterns are designed to match leads or pins or contacts of semiconductor chips. Upon pressing a chip onto a substrate having diamond particles embedded in patterns of corresponding traces, electrical contact is made along the traces through the leads, pins or contacts of the chip.
- In another approach, diamond particles are sifted down to100 grit material which is trapped in a screen having pores of similar dimensions. The screen is placed on a metalized surface, rolled onto the surface, then plated over to keep the diamond particles in place.
- U.S. Pat. No. 5,083,697 to Difrancesco teaches a method of joining two metal surfaces using metallized particles having a hardness greater than the metals to be joined. The patent teaches that high local stress causes elastoplastic deformation which promotes formation of diffusion bonds between the materials.
- Exatron Corporation of San Jose, Calif. has devised a micro-miniature bed-of-nails formed by diamond particles in an electroplate matrix on a substrate. The particles make electrical connection between contacts of a chip and the substrate by penetrating the oxides on the contacts by scratching through surface oxide layers. The particles are small enough so that the contacts are not damaged, but large enough so that a low resistance path is established. The prior art approach is shown in FIG. 1. A
support 11 carries aninsulative layer 13, such as a ceramic, polyimide or Kapton layer which is only a few thousandths of an inch thick. A thinconductive layer 15, thinner thaninsulative layer 13, is electroplated onto the insulative layer. The conductive layer is a matrix, such as nickel, for holdingsmall diamond particles 17, some of which are shown protruding from theconductive layer 15. Anelectrical lead 19 is shown to have anoxide coating 21. This oxide coating is penetrated or scratched bydiamond particles 17 whenlead 19 is pushed down ontoconductive layer 15, thereby establishing electrical contact betweenlead 19 andconductive layer 15. - A typical dimension for the width or thickness of
electrical lead 19 withoxide coating 21 is indicated by the letter “A” and is about 0.010 inches. The height ofdiamond particles 17 aboveconductive layer 15 is indicated by the letter “B” and is about 0.001 inches. The combined height ofdiamond particles 17,conductive layer 15 andinsulative layer 13 is indicated by the letter “C” and is about 0.004 inches. - While particle interconnect technology looks promising, the formation of diamond particle electroplate slurries is difficult because of non-uniformities in the mixture. Diamond particles tend to clamp together due to electrostatic forces and mixing difficulties. If the electroplate slurry is not uniform the deposited diamond film will be non-uniform. An object of the invention has been to devise a method of forming uniform diamond particle conductive traces for electrical interconnects.
- The above object has been achieved by in-situ formation of a conductive polycrystalline diamond layer on a substrate. The layer has sharp crystalline diamond facets projecting therefrom and is formed so that portions of the layer are in appropriate places for making electrical contact with a semiconductor device which will be brought into pressure contact with the layer. Rather than providing a slurry of electroplate material with diamond particles mixed therein, the present invention provides a single conductive diamond film layer, with portions of the film having sharp diamond crystal facets extending from the film.
- In one embodiment, a substrate or base capable of withstanding 800° C. without deformation is placed in a heated diamond film gas phase deposition reactor. Such reactors have been known for a long time and are commercially available. A diamond film is formed over the whole surface of the substrate by introducing molecular hydrogen, a carbon bearing gas, such as an alkane, to be cracked within the reactor to form molecular carbon and a dopant source, all at a temperature conducive to the deposition of a polycrystalline diamond layer on the substrate base. The polycrystalline diamond layer, having exposed sharp facets, is etched down to the substrate base to define a desired pattern of contact zones and traces of polycrystalline diamond particles for use as interconnects. The dopant source provides sufficient conductivity so that the diamond particles themselves and the film may form conductive traces for electrical contact with a device, particularly where the substrate does not have previously formed metal traces.
- The described in-situ formation method has no matrix which holds the diamond particles. Rather, the diamond particles are in a continuous diamond film with crystalline facets projecting from the film. This is a distinct change relative to the prior art which has taken the approach of embedding diamond particles in various matrices for different applications. A diamond film has the distinct advantage of uniformity because mixing of particles within the matrix is not necessary. Diamond crystal facets appear randomly, but with sufficient density that good electrical contact is assured.
- In another embodiment, a substrate is roughened by abrading with diamond grit to remove oxides or other films. The substrate is placed in a diamond film reactor as above. A diamond film is formed in-situ on the substrate by introducing molecular hydrogen, a carbon bearing gas to be cracked within the reactor to form molecular carbon and a dopant source, all at a temperature conducive to the deposition of a polycrystalline diamond layer on the substrate base. The diamond layer is etched where no contacts are wanted, leaving polycrystalline diamond film on the contact regions.
- FIG. 1 is a side plan view of a prior art diamond particle interconnect between an electrical lead and an electroplated matrix on a substrate.
- FIGS.2A-2G are side plan views of a method of making diamond particle interconnects in accord with the present invention.
- FIG. 3 is a side plan view of a diamond particle interconnect region in accord with the present invention.
- FIG. 4 is a photomicrograph of a diamond particle layer for forming interconnects in accord with the present invention.
- With reference to FIG. 2A, a
thin substrate 25 is placed on a support surface. Thesubstrate 25 is an insulating material such as ceramic, silicon, silicon carbide, or other material which will withstand temperatures up to 1000° C. without deformation. The substrate may have conductive metal traces thereon, not shown, terminating in contact zones where conductive diamond film islands are to be formed. Alternatively, the conductive traces can be formed by the conductive diamond film islands described below. - Next the substrate is placed in a hot filament reactor at a temperature of approximately 700 to 1000° C. The reactor is open to gas flow of a carbon bearing gas, such as methane, in the presence of hydrogen. A dopant source containing boron, such as diborane, B2H6, is also present in the reactor. This causes the formation of a conductive polycrystalline
diamond film coating 29, seen in FIG. 2B. Some of the hydrogen gas is dissociated into atomic hydrogen and etches any graphite deposited on the substrate without attacking the diamond, causing the deposition of carbon which self-organizes into diamond crystals. The reactor conditions may be adjusted so that the principal deposition of the diamond film is in the form of pyramids having a 1-1-0 or 1-1-1 crystal orientation, with a density of at least 2000 facets per square millimeter. Different reactors may form the deposition at different temperatures, depending on the type of the reactor. A preferred reactor is a tungsten wire array reactor, long known in the diamond film industry. - Once the thin
diamond film layer 29 has been deposited over substantially the entirety of the substrate, ahard masking layer 31 is applied over the entirety of the surface, as seen in FIG. 2C. The hard mask layer is preferably aluminum which is vapor deposited or sputtered onto thediamond film layer 31 to a thickness of approximately one micron. The surface of the aluminum layer will oxidize to form aluminum oxide. On the other hand, non-oxidizing materials may be used for thehard mask layer 31 such as chrome, polysilicon or silicon nitride. Metals are usually sputtered or vapor deposited onto the diamond film layer, while silicon materials are vapor deposited. - Next, a layer of
photoresist 32 is applied over the entirety of the surface to a thickness of a few microns, as seen in FIG. 2D. Next, the photoresist is patterned so that contact areas of the diamond film will be defined. Contact areas are those areas where conductive diamond contact with a chip or device is desired. Patterning of the photoresist, followed by removal of unwanted portion, leaves islands ofphotoresist 32 a, as seen in FIG. 2E, protecting the desired diamond contact zones, but exposing portions of thehard mask layer 31, such asregion 36. Next, the exposedaluminum region 36 is etched with a base, such as KOH which attacks the aluminum, but does not affect thephotoresist island 32 a, or diamond film regions. The resulting structure is seen in FIG. 2F wherealuminum islands 31 a remain underphotoresist regions 32 a, with exposeddiamond film regions 38. - Next, a reactive ion etch (RIE) is used to remove the exposed
diamond film regions 38, as well as the remaining photoresist, as seen in FIG. 2G. Ahard mask island 31 a protects adiamond film island 29 a, but other diamond film regions have been removed. Lastly, remaining islands of the hard mask are removed with KOH, as seen in FIG. 3, leaving onlyislands 29 a of the diamond film. These remaining islands are contact regions for electronic devices so that electrical communication may be established with the devices through the conductive diamond film islands and associated conductive traces. The traces may be diamond film made in the same way and at the same time as the islands described above. - As a modification of the above process, the
substrate 25 may be abraded by buffing or polishing, perhaps ultrasonically, with diamond paste which scratches the surface of the substrate and leaves tiny diamond particles which act as seeds over the entire surface of the substrate for the formation of the diamond film layer. - The microphotograph of FIG. 4 shows the facets with a density described above, i.e. greater than 2000 per square millimeter. This will provide sufficient abrasion to an oxide or nitride surface to allow surface contact to a chip lead, without wearing away the lead. Since diamond does not oxidize, no preparation of new surfaces, such as cleaning, is necessary. The microphotograph shows the general regularity of facets, which have a grain size of between 5 and 100 square microns. The conductive diamond region is usually formed atop a conductive trace or an insulative substrate so that electricity, usually low voltage signals, is conducted through the trace and through the diamond region into and out of an electron device, particularly a surface mount device, having a terminal in intimate pressure contact with the conductive diamond region.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/187,363 US6448184B1 (en) | 1998-06-25 | 1998-11-06 | Formation of diamond particle interconnects |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10488198A | 1998-06-25 | 1998-06-25 | |
US09/187,363 US6448184B1 (en) | 1998-06-25 | 1998-11-06 | Formation of diamond particle interconnects |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10488198A Continuation-In-Part | 1998-06-25 | 1998-06-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020045346A1 true US20020045346A1 (en) | 2002-04-18 |
US6448184B1 US6448184B1 (en) | 2002-09-10 |
Family
ID=22302903
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/187,363 Expired - Fee Related US6448184B1 (en) | 1998-06-25 | 1998-11-06 | Formation of diamond particle interconnects |
Country Status (1)
Country | Link |
---|---|
US (1) | US6448184B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6686225B2 (en) * | 2001-07-27 | 2004-02-03 | Texas Instruments Incorporated | Method of separating semiconductor dies from a wafer |
US20080153265A1 (en) * | 2006-12-21 | 2008-06-26 | Texas Instruments Incorporated | Semiconductor Device Manufactured Using an Etch to Separate Wafer into Dies and Increase Device Space on a Wafer |
DE102008021636B3 (en) * | 2008-04-30 | 2009-11-19 | Esk Ceramics Gmbh & Co. Kg | Method for fixing a connecting element on a workpiece and component of a workpiece with a connecting element fixed thereon |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4915779A (en) * | 1988-08-23 | 1990-04-10 | Motorola Inc. | Residue-free plasma etch of high temperature AlCu |
JP2799744B2 (en) * | 1989-09-11 | 1998-09-21 | 株式会社半導体エネルギー研究所 | Manufacturing method of thermistor using diamond |
JPH03105974A (en) | 1989-09-19 | 1991-05-02 | Kobe Steel Ltd | Manufacture of schottky diode by synthesizing polycrystalline diamond thin film |
DE3935865C1 (en) * | 1989-10-27 | 1990-10-04 | Philips Patentverwaltung Gmbh, 2000 Hamburg, De | |
US5083697A (en) | 1990-02-14 | 1992-01-28 | Difrancesco Louis | Particle-enhanced joining of metal surfaces |
USH1249H (en) * | 1991-07-01 | 1993-11-02 | Machonkin Mary A | Coating processes with a polycrystalline diamond passivation layer |
US5844252A (en) * | 1993-09-24 | 1998-12-01 | Sumitomo Electric Industries, Ltd. | Field emission devices having diamond field emitter, methods for making same, and methods for fabricating porous diamond |
US5562801A (en) * | 1994-04-28 | 1996-10-08 | Cypress Semiconductor Corporation | Method of etching an oxide layer |
US5803967A (en) | 1995-05-31 | 1998-09-08 | Kobe Steel Usa Inc. | Method of forming diamond devices having textured and highly oriented diamond layers therein |
US5834335A (en) * | 1995-09-28 | 1998-11-10 | Texas Instruments Incorporated | Non-metallurgical connection between an integrated circuit and a circuit board or another integrated circuit |
-
1998
- 1998-11-06 US US09/187,363 patent/US6448184B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US6448184B1 (en) | 2002-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100864777B1 (en) | Method for manufacturing semiconductor device | |
CN1900725B (en) | Lithographic contact elements | |
JP3360350B2 (en) | Surface flattening method | |
KR100873782B1 (en) | Semiconductor device and manufacturing method thereof | |
US6734102B2 (en) | Plasma treatment for copper oxide reduction | |
EP0946959B1 (en) | Diamond fim deposition method | |
EP1708255A2 (en) | Diamond substrate and manufacturing method thereof | |
US6582579B1 (en) | Methods for repairing defects on a semiconductor substrate | |
WO2002086961A1 (en) | Electropolishing metal layers on wafers having trenches or vias with dummy structures | |
JPH081899B2 (en) | Method for planarizing semiconductor device | |
TWI249767B (en) | Method for making a semiconductor device | |
TW512419B (en) | Method and article for filling apertures in a high performance electronic substrate | |
US6448184B1 (en) | Formation of diamond particle interconnects | |
US6887353B1 (en) | Tailored barrier layer which provides improved copper interconnect electromigration resistance | |
JP2001020058A (en) | Apparatus and method for making a wafer spacing mask on a substrate support chuck | |
CA1210984A (en) | Method of making planarizing non-conductive layers employing conductive metals | |
JP3379699B2 (en) | Prober manufacturing method | |
JP3767719B2 (en) | Electrostatic chuck | |
TW544696B (en) | Process for fabricating an electronic component incorporating an inductive microcomponent | |
JPS62204523A (en) | Forming method for contact electrode | |
TW407342B (en) | Planarization method of damascene structure | |
US6800211B2 (en) | Method for removing voids in a ceramic substrate | |
JP2005340442A (en) | Electrostatic chuck and manufacturing method thereof | |
JP3307533B2 (en) | Chip electronic component and its manufacturing method, and surge absorber and its manufacturing method | |
US6077619A (en) | Polycrystalline silicon carbide ceramic wafer and substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PACIFIC WESTERN SYSTEMS, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WORSHAM, DANIEL A.;REEL/FRAME:009603/0588 Effective date: 19981020 Owner name: SP3, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZIMMER, JERRY W.;REEL/FRAME:009603/0548 Effective date: 19981105 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Expired due to failure to pay maintenance fee |
Effective date: 20100910 |