+

US20020045293A1 - Structure for mounting a bare chip using an interposer - Google Patents

Structure for mounting a bare chip using an interposer Download PDF

Info

Publication number
US20020045293A1
US20020045293A1 US08/966,753 US96675397A US2002045293A1 US 20020045293 A1 US20020045293 A1 US 20020045293A1 US 96675397 A US96675397 A US 96675397A US 2002045293 A1 US2002045293 A1 US 2002045293A1
Authority
US
United States
Prior art keywords
bare chip
interposer
circuit board
openings
inlet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US08/966,753
Other versions
US6429516B1 (en
Inventor
Kazuhisa Tsunoi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TSUNOI, KAZUHISA
Publication of US20020045293A1 publication Critical patent/US20020045293A1/en
Application granted granted Critical
Publication of US6429516B1 publication Critical patent/US6429516B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G01R1/04—Housings; Supporting members; Arrangements of terminals
    • G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA

Definitions

  • the present invention relates to a method and a structure for mounting a bare chip and, more particularly, to bare chip mounting method and structure in which a bare chip can easily be removed from a circuit board, if such a bare chip is an unacceptable one, by disposing an interposer between the bare chip and the circuit board when the bare chip is to be mounted on the circuit board.
  • the present invention also relates to bare chip mounting method and structure in which electrical characteristics of the bare chip can easily be examined before such a bare chip is mounted on the circuit board.
  • Japanese Unexamined Patent Publication No. 3-19251 discloses a bare chip mounting structure in which a bare chip 3 is first mounted on predetermined conductive electrodes 2 of a circuit board 1 by a face-down bonding using a solution conductive adhesive containing two solutions having different glass transition points and then one of the solutions in the solution conductive adhesive having a lower glass transition point is evaporated by any method, such as heating or the like.
  • the contact resistance of the bare chip 3 is reduced as the solution in the solution conductive adhesive is evaporated and, when the time has expired at T, the electrical resistance becomes constant.
  • the bare chip 3 is subjected to an electrical examination and, if any unaccepted bare chip is found, such a bare chip is removed from the circuit board 1 , so that only an acceptable bare chip is finally mounted and secured on the circuit board by finally curing the solution conductive adhesive.
  • thermosetting palladium conductive resin material is coated on pads 5 arranged on a circuit board 1 using a mask and the thermosetting palladium conductive resin material is then cured by heating to form bumps 6 .
  • thermosetting synthetic resin 7 a which is in state of gel at room temperature is attached to the surfaces where the pads 5 are arranged and the electrodes 3 a of the bare chip 3 are positioned with respect to the bumps 6 . Then, the bare chip 3 is pushed in the direction indicated by an arrow B and heated, for example, to a temperature of 110 to 150° C. in such a manner that, as shown in FIG.
  • the gel-like synthetic resin 7 a is cured to form an insulating layer 7 and thus the bare chip 3 is rigidly secured to the circuit board 1 and the bumps 6 are simultaneously attached to the pads, so that the bare chip 3 is finally mounted on the circuit board 1 .
  • the bare chip 3 is subjected to an examination for electrical characteristics. If the bare chip 3 is unacceptable, it can easily be removed from the circuit board, for example, by heating the circuit board to a temperature of 150 to 200° C. which is higher than the above-mentioned heating temperature to soften the insulating layer 7 .
  • the examination for electrical characteristics is usually performed after the bare chip is mounted on the circuit board.
  • an examination can also be performed, for a bare chip itself, before the bare chip is mounted on the circuit board.
  • a plurality of probe pins 8 must be guided so as to be in conformity with the pitch of the electrodes of the bare chip.
  • a socket having contact pins which are arranged at the same pitch as that of the electrodes of the bare chip is used.
  • An object of the present invention is to provide a method and a structure, for mounting a bare chip on a circuit board, in which reliability is maintained and, on the other hand, changing of a bare chip can easily be carried out.
  • Another object of the present invention is to provide a method and a structure, for mounting a bare chip on a circuit board, in which an examination of the bare chip can easily be carried out before the bare chip is fixedly mounted on the circuit board.
  • a bare chip mounting structure comprising: a bare chip having inlet or outlet terminals; an interposer having openings at positions corresponding to the inlet or outlet terminals of the bare chip; and a circuit board having conductive pads wherein the bare chip is mounted on the circuit board by means of the interposer in such a manner that the inlet or outlet terminals are electrically connected to the conductive pads of the circuit board through the openings in the interposer.
  • each of the openings of the interposer has an inner wall thereof which is plated with an electrically conductive metal.
  • each of the inlet or outlet terminals is a metal bump having at least two steps comprising a base portion having a larger diameter and a tip end portion having a smaller diameter.
  • the interposer has at least one pad for the purpose of testing and a lead line connecting the pad to the inlet or outlet terminal of the bare chip when the bare chip is mounted on the circuit board.
  • thermosetting resin adhesive is filled between the bare chip and the interposer and between the interposer and the circuit board.
  • a method of mounting a bare chip on a circuit board comprising the following steps of: adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip, to a circuit board having conductive pads in such a manner that the openings of the interposer are aligned with the conductive pads of the circuit board; and mounting the bare chip on the circuit board in such a manner that the inlet or outlet terminals of the bare chip electrically contact the conductive pads of the circuit board through the openings of the interposer.
  • a method for mounting a bare chip on a circuit board comprising the following steps of: adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip and each of the openings having inner wall plated with electrically conductive metal, to a circuit board having conductive pads in such a manner that the openings of the interposer are aligned with the conductive pads of the circuit board;
  • thermosetting resin adhesive between the bare chip and the interposer and between the interposer and the circuit board.
  • a method for mounting a bare chip on a circuit board, the method comprising the following steps of: adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip and having test pads connected to lead lines which extend to the respective openings, to a circuit board having conductive pads in such a manner that the openings of the interposer are aligned with the conductive pads of the circuit board; mounting the bare chip on the circuit board in such a manner that the inlet or outlet terminals of the bare chip electrically contact the conductive pads of the circuit board through the openings of the interposer; carrying out an electrical characteristic test on the bare chip by using the test pads of the interposer; and removing the test pads from the interposer.
  • an interposer adapted to be used for mounting a bare chip on a circuit board, the interposer comprising: an insulating plate having openings at positions corresponding to inlet or outlet terminals of the bare chip; the insulating plate also having such a thickness that, when the insulating plate is disposed between the bare chip and the circuit board, inlet or outlet terminals of the bare chip can be in contact with conductive pads of the circuit board through the openings of the interposer.
  • each of the openings has an inner wall thereof and at least the inner wall is plated with an electrically conductive metal.
  • the interposer has at least one pad for a purpose of test and a lead line connecting the pad to the plated conductive metal.
  • FIG. 1 is a cross-sectional view of a first embodiment of this invention
  • FIG. 2( a ) is a cross-sectional view of a second embodiment of this invention and FIGS. 2 ( b ) and 2 ( c ) illustrate bump forming steps in this second embodiment;
  • FIG. 3( a ) is a cross-sectional view of a third embodiment of this invention and FIGS. 3 ( b ) is a cross-sectional view taken along a line b-b in FIG. 3( a );
  • FIG. 4( a ) is a cross-sectional view illustrating a bare chip mounting structure known in the prior art and FIG. 4( b ) shows a resistance change with a curing time of the solvent type conductive adhesive consisting of two kinds of solvents;
  • FIG. 5( a ), 5 ( b ) and 5 ( c ) are views illustrating bare chip mounting steps of another prior art.
  • FIG. 6 is a view illustrating a bare chip testing apparatus known in the prior art.
  • FIG. 1 is a cross-sectional view of a first embodiment of a bare chip mounting structure of this invention.
  • the structure includes a bare chip 20 , an interposer 21 and a circuit board 22 .
  • the bare chip 20 is provided with bumps 23 at the inlet and outlet terminals and, on the other hand, the circuit board 22 is provided with electrically conductive pads 24 .
  • the interposer 21 is a thin insulating film having a substantially the same size as the bare chip 20 and a thickness smaller than the height of the bumps 23 .
  • the interposer 21 has holes or positions corresponding to the inlet and outlet terminals (bumps 23 ) of the bare chip 20 .
  • the inner surfaces of the openings 25 of the interposer 21 and the upper and lower surfaces of the interposer 21 in the vicinity of the openings 25 are plated with electrically conductive metal.
  • the interposer 21 is made of an organic material which can be drilled by a laser beam.
  • a polyester can be used.
  • a heat-resistant material such as polyimide resin, glass-epoxy resin or the like, can be advantageously used as a material of the interposer 21 in consideration of the test in high temperature.
  • the interposer 21 is placed on the circuit board 22 so that the positions of the openings 25 correspond to the positions of the pads 24 .
  • the bare chip 20 is also placed thereon so that the bumps 23 are inserted into the openings 25 .
  • the plated portions 25 a provided on the inner surfaces of the openings 25 are in contact with the bumps 23 and, in addition, therefore firmly in contact with the pads 24 of the circuit board 22 . Even if the height of the bumps 23 is somewhat small and, therefore, the bumps 23 cannot contact the pads 24 , the bumps 23 can be electrically connected to the pads 24 through the plated portions 25 a and therefore an electrical characteristic test can be carried out.
  • thermosetting resin is filled between the bare chip 20 and interposer 21 and between the interposer 21 and the circuit board 22 and then thermosetting resin is hardened by heating, so that the bare chip 20 is firmly attached to the circuit board 22 .
  • the connection between the bumps 23 and the pads 24 is more firmly attained. If the bare chip 20 thereafter becomes unacceptable, it is of course necessary to remove the bare chip 20 from the circuit board 22 .
  • the bare chip 20 can be removed from the interposer 21 which is weaker in strength than the bare chip 20 or the circuit board 22 , so that the bare chip 20 can be removed therefrom.
  • the bare chip 20 and the circuit board 22 are prevented from being damaged.
  • the bumps 23 remain on the bare chip 20 and therefore it is possible to carry out an analysis test of the unacceptable chip by contacting the probe pins with the bumps 23 .
  • FIG. 2( a ) is a cross-sectional view of a second embodiment of this invention and FIGS. 2 ( b ) and 2 ( c ) illustrate bump forming steps in this second embodiment.
  • the bump 23 is a metal bump made of soft metal, such as gold, solder or the like and has a shape with at least two steps.
  • the other structures are the same as those of the first embodiment.
  • the shape of bumps having such steps can be formed by heating a gold wire 27 extruded from a capillary 26 to form a ball at the tip end of the gold wire which is pushed to the bare chip 20 . Thereafter, the gold wire is pulled to be cut so that a bump 23 having two steps can be formed between the ball portion and the cut gold wire.
  • the bare chip 20 is turned upside-down and put on a glass plate 28 , as shown in FIG. 2( c ), and the bare chip 20 is slightly pushed against the glass plate 28 so that the heights of the respective bumps 23 become uniform. Then, in the same manner as the first embodiment, the bare chip 20 is mounted on the circuit board 22 by means of an interposer 21 disposed therebetween. In this case, according to this embodiment, since the diameter of the bump at the tip end thereof is smaller, the bare chip 20 can easily be inserted into the openings 25 of the interposer 21 .
  • the openings 25 of the interposer 21 can accurately be formed by drilling with a laser beam, if the interposer 21 is made of an organic material.
  • FIG. 3( a ) is a cross-sectional view of a third embodiment of this invention and FIG. 3( b ) is a cross-sectional view taken along a line b-b in FIG. 3( a ).
  • the structure of this embodiment includes a bare chip 20 and an interposer 21 .
  • the bare chip 20 is provided with bumps 23 at the inlet and outlet terminals.
  • the interposer 21 is a thin insulating film having a thickness smaller than the height of the bumps 23 .
  • the interposer 21 has openings 25 at the positions corresponding to the inlet and outlet terminals (bumps 23 ) of the bare chip 20 , in the same manner as the first embodiment.
  • the size of the interposer 21 is larger than that (the outer dimensions) of the bare chip 20 , respective pads 30 are provided at the openings 25 , and testing pads are provided thorough the lead lines 31 from the respective pads 30 .
  • the bare chip 20 is put on the interposer 21 and pushed toward the latter. Therefore, the bumps 23 of the bare chip 20 come into contact with the pads 30 of the interposer 21 . In this state, an electrical characteristic examination can be carried out by contacting the probe pins of the testing apparatus with the pads 32 for a purpose of test.
  • the bare chip 20 can easily be removed from the interposer 21 by releasing the bare chip 20 . If, after the electrical characteristic test, it is found that the bare chip 20 is an acceptable one, the bare chip 20 can be mounted on the circuit board 22 directly or after the part of the interposer which extends outward from the bare chip 20 is cut off. In this latter case, any interference between the other electronic elements mounted on the circuit board 22 and the bare chip 20 can be avoided, so that high-density mounting can be attained.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Automation & Control Theory (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Wire Bonding (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)

Abstract

A bare chip mounting structure includes a bare chip having inlet or outlet terminals, an interposer having openings at positions corresponding to said inlet or outlet terminals of the bare chip and a circuit board having conductive pads wherein the bare chip is mounted on the circuit board by means of the interposer in such a manner that the inlet or outlet terminals are electrically connected to the conductive pads of the circuit board through the openings of the interposer.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a method and a structure for mounting a bare chip and, more particularly, to bare chip mounting method and structure in which a bare chip can easily be removed from a circuit board, if such a bare chip is an unacceptable one, by disposing an interposer between the bare chip and the circuit board when the bare chip is to be mounted on the circuit board. The present invention also relates to bare chip mounting method and structure in which electrical characteristics of the bare chip can easily be examined before such a bare chip is mounted on the circuit board. [0002]
  • 2. Description of the Related Art [0003]
  • In a conventional method or structure for mounting a bare chip on a circuit board, if it is found that the bare chip is unacceptable after it is mounted, it is necessary to remove the bare chip from the circuit board and to change it for a new one. However, when the bare chip is changed, the circuit board is sometimes damaged by the changing operation and sometimes the circuit board can no longer be used. [0004]
  • For example, as shown in FIG. 4([0005] a), Japanese Unexamined Patent Publication No. 3-19251 discloses a bare chip mounting structure in which a bare chip 3 is first mounted on predetermined conductive electrodes 2 of a circuit board 1 by a face-down bonding using a solution conductive adhesive containing two solutions having different glass transition points and then one of the solutions in the solution conductive adhesive having a lower glass transition point is evaporated by any method, such as heating or the like.
  • As shown in FIG. 4([0006] b), as time passes, the contact resistance of the bare chip 3 is reduced as the solution in the solution conductive adhesive is evaporated and, when the time has expired at T, the electrical resistance becomes constant. After that, the bare chip 3 is subjected to an electrical examination and, if any unaccepted bare chip is found, such a bare chip is removed from the circuit board 1, so that only an acceptable bare chip is finally mounted and secured on the circuit board by finally curing the solution conductive adhesive.
  • In this bare chip mounting method, however, since the [0007] bare chip 3 is adhered only to the electrodes 2 by means of the conductive adhesive 4, the strength of mounting is not at a reliable level, although the bare chip 3 can easily be removed if it is found to be an unacceptable one.
  • Another bare chip mounting structure is disclosed in Japanese Unexamined Patent Publication No. 6-69280 in which, as shown in FIG. 5([0008] a), a thermosetting palladium conductive resin material is coated on pads 5 arranged on a circuit board 1 using a mask and the thermosetting palladium conductive resin material is then cured by heating to form bumps 6.
  • Then, as shown in FIG. 5([0009] b), a thermosetting synthetic resin 7 a which is in state of gel at room temperature is attached to the surfaces where the pads 5 are arranged and the electrodes 3 a of the bare chip 3 are positioned with respect to the bumps 6. Then, the bare chip 3 is pushed in the direction indicated by an arrow B and heated, for example, to a temperature of 110 to 150° C. in such a manner that, as shown in FIG. 5(c), the gel-like synthetic resin 7 a is cured to form an insulating layer 7 and thus the bare chip 3 is rigidly secured to the circuit board 1 and the bumps 6 are simultaneously attached to the pads, so that the bare chip 3 is finally mounted on the circuit board 1.
  • The [0010] bare chip 3 is subjected to an examination for electrical characteristics. If the bare chip 3 is unacceptable, it can easily be removed from the circuit board, for example, by heating the circuit board to a temperature of 150 to 200° C. which is higher than the above-mentioned heating temperature to soften the insulating layer 7.
  • In this bare chip mounting method, the examination for electrical characteristics is usually performed after the bare chip is mounted on the circuit board. However, such an examination can also be performed, for a bare chip itself, before the bare chip is mounted on the circuit board. In this case, in the conventional testing device for electrical properties of the bare chip, as shown in FIG. 6, a plurality of probe pins [0011] 8 must be guided so as to be in conformity with the pitch of the electrodes of the bare chip. In still another prior art, a socket having contact pins which are arranged at the same pitch as that of the electrodes of the bare chip, is used.
  • In the above-mentioned bare chip mounting method described with reference to FIG. 6, since the probe pins are arranged so as to be in conformity with the pitch of the electrodes of the bare chip, the probe pins must be long and therefore a test for high frequency characteristics cannot be fully realized. In addition, a socket having contact pins which are arranged at the same pitch as that of the electrodes of the bare chip is expensive and a durability cannot be expected since the contact pins must be fine. [0012]
    • SUMMARY OF THE INVENTION
  • An object of the present invention is to provide a method and a structure, for mounting a bare chip on a circuit board, in which reliability is maintained and, on the other hand, changing of a bare chip can easily be carried out. [0013]
  • Another object of the present invention is to provide a method and a structure, for mounting a bare chip on a circuit board, in which an examination of the bare chip can easily be carried out before the bare chip is fixedly mounted on the circuit board. [0014]
  • According to the present invention, there is provided a bare chip mounting structure comprising: a bare chip having inlet or outlet terminals; an interposer having openings at positions corresponding to the inlet or outlet terminals of the bare chip; and a circuit board having conductive pads wherein the bare chip is mounted on the circuit board by means of the interposer in such a manner that the inlet or outlet terminals are electrically connected to the conductive pads of the circuit board through the openings in the interposer. [0015]
  • In one embodiment, each of the openings of the interposer has an inner wall thereof which is plated with an electrically conductive metal. [0016]
  • In another embodiment, each of the inlet or outlet terminals is a metal bump having at least two steps comprising a base portion having a larger diameter and a tip end portion having a smaller diameter. [0017]
  • In still another embodiment, the interposer has at least one pad for the purpose of testing and a lead line connecting the pad to the inlet or outlet terminal of the bare chip when the bare chip is mounted on the circuit board. [0018]
  • In further embodiment, a thermosetting resin adhesive is filled between the bare chip and the interposer and between the interposer and the circuit board. [0019]
  • According to another aspect of the present invention, there is provided with a method of mounting a bare chip on a circuit board, the method comprising the following steps of: adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip, to a circuit board having conductive pads in such a manner that the openings of the interposer are aligned with the conductive pads of the circuit board; and mounting the bare chip on the circuit board in such a manner that the inlet or outlet terminals of the bare chip electrically contact the conductive pads of the circuit board through the openings of the interposer. [0020]
  • In still another aspect of the present invention, there is provided a method for mounting a bare chip on a circuit board, the method comprising the following steps of: adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip and each of the openings having inner wall plated with electrically conductive metal, to a circuit board having conductive pads in such a manner that the openings of the interposer are aligned with the conductive pads of the circuit board; [0021]
  • mounting the bare chip on the circuit board in such a manner that the inlet or outlet terminals of the bare chip electrically contact the conductive pads of the circuit board through the openings of the interposer; [0022]
  • carrying out an electrical characteristic test on the bare chip; and [0023]
  • filling a thermosetting resin adhesive between the bare chip and the interposer and between the interposer and the circuit board. [0024]
  • In further aspect of the present invention, there is provided a method, for mounting a bare chip on a circuit board, the method comprising the following steps of: adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip and having test pads connected to lead lines which extend to the respective openings, to a circuit board having conductive pads in such a manner that the openings of the interposer are aligned with the conductive pads of the circuit board; mounting the bare chip on the circuit board in such a manner that the inlet or outlet terminals of the bare chip electrically contact the conductive pads of the circuit board through the openings of the interposer; carrying out an electrical characteristic test on the bare chip by using the test pads of the interposer; and removing the test pads from the interposer. [0025]
  • According to a still another aspect of the present invention, there is provided an interposer adapted to be used for mounting a bare chip on a circuit board, the interposer comprising: an insulating plate having openings at positions corresponding to inlet or outlet terminals of the bare chip; the insulating plate also having such a thickness that, when the insulating plate is disposed between the bare chip and the circuit board, inlet or outlet terminals of the bare chip can be in contact with conductive pads of the circuit board through the openings of the interposer. [0026]
  • In one embodiment, each of the openings has an inner wall thereof and at least the inner wall is plated with an electrically conductive metal. [0027]
  • In another embodiment, the interposer has at least one pad for a purpose of test and a lead line connecting the pad to the plated conductive metal.[0028]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view of a first embodiment of this invention; [0029]
  • FIG. 2([0030] a) is a cross-sectional view of a second embodiment of this invention and FIGS. 2(b) and 2(c) illustrate bump forming steps in this second embodiment;
  • FIG. 3([0031] a) is a cross-sectional view of a third embodiment of this invention and FIGS. 3(b) is a cross-sectional view taken along a line b-b in FIG. 3(a);
  • FIG. 4([0032] a) is a cross-sectional view illustrating a bare chip mounting structure known in the prior art and FIG. 4(b) shows a resistance change with a curing time of the solvent type conductive adhesive consisting of two kinds of solvents;
  • FIG. 5([0033] a), 5(b) and 5(c) are views illustrating bare chip mounting steps of another prior art; and
  • FIG. 6 is a view illustrating a bare chip testing apparatus known in the prior art.[0034]
    • DETAILED DESCRIPTION OF THE EMBODIMENTS
  • In the drawings, FIG. 1 is a cross-sectional view of a first embodiment of a bare chip mounting structure of this invention. The structure includes a [0035] bare chip 20, an interposer 21 and a circuit board 22. The bare chip 20 is provided with bumps 23 at the inlet and outlet terminals and, on the other hand, the circuit board 22 is provided with electrically conductive pads 24. The interposer 21 is a thin insulating film having a substantially the same size as the bare chip 20 and a thickness smaller than the height of the bumps 23. The interposer 21 has holes or positions corresponding to the inlet and outlet terminals (bumps 23) of the bare chip 20. The inner surfaces of the openings 25 of the interposer 21 and the upper and lower surfaces of the interposer 21 in the vicinity of the openings 25 are plated with electrically conductive metal.
  • The [0036] interposer 21 is made of an organic material which can be drilled by a laser beam. For example, a polyester can be used. Particularly, a heat-resistant material, such as polyimide resin, glass-epoxy resin or the like, can be advantageously used as a material of the interposer 21 in consideration of the test in high temperature.
  • The [0037] interposer 21 is placed on the circuit board 22 so that the positions of the openings 25 correspond to the positions of the pads 24. The bare chip 20 is also placed thereon so that the bumps 23 are inserted into the openings 25. In this connection, the plated portions 25 a provided on the inner surfaces of the openings 25 are in contact with the bumps 23 and, in addition, therefore firmly in contact with the pads 24 of the circuit board 22. Even if the height of the bumps 23 is somewhat small and, therefore, the bumps 23 cannot contact the pads 24, the bumps 23 can be electrically connected to the pads 24 through the plated portions 25 a and therefore an electrical characteristic test can be carried out.
  • After the electrical characteristic test is completed, if the bare chip is accepted, a thermosetting resin is filled between the [0038] bare chip 20 and interposer 21 and between the interposer 21 and the circuit board 22 and then thermosetting resin is hardened by heating, so that the bare chip 20 is firmly attached to the circuit board 22. In this case, due to the shrinkage of the heated thermosetting resin, the connection between the bumps 23 and the pads 24 is more firmly attained. If the bare chip 20 thereafter becomes unacceptable, it is of course necessary to remove the bare chip 20 from the circuit board 22. In this case, in this embodiment, the bare chip 20 can be removed from the interposer 21 which is weaker in strength than the bare chip 20 or the circuit board 22, so that the bare chip 20 can be removed therefrom. Thus, the bare chip 20 and the circuit board 22 are prevented from being damaged. In this case, it is advantageous to reduce the strength of the thermosetting resin by heating the same. The bumps 23 remain on the bare chip 20 and therefore it is possible to carry out an analysis test of the unacceptable chip by contacting the probe pins with the bumps 23.
  • FIG. 2([0039] a) is a cross-sectional view of a second embodiment of this invention and FIGS. 2(b) and 2(c) illustrate bump forming steps in this second embodiment. In this second embodiment, the bump 23 is a metal bump made of soft metal, such as gold, solder or the like and has a shape with at least two steps. The other structures are the same as those of the first embodiment. The shape of bumps having such steps can be formed by heating a gold wire 27 extruded from a capillary 26 to form a ball at the tip end of the gold wire which is pushed to the bare chip 20. Thereafter, the gold wire is pulled to be cut so that a bump 23 having two steps can be formed between the ball portion and the cut gold wire.
  • Then the [0040] bare chip 20 is turned upside-down and put on a glass plate 28, as shown in FIG. 2(c), and the bare chip 20 is slightly pushed against the glass plate 28 so that the heights of the respective bumps 23 become uniform. Then, in the same manner as the first embodiment, the bare chip 20 is mounted on the circuit board 22 by means of an interposer 21 disposed therebetween. In this case, according to this embodiment, since the diameter of the bump at the tip end thereof is smaller, the bare chip 20 can easily be inserted into the openings 25 of the interposer 21.
  • The [0041] openings 25 of the interposer 21 can accurately be formed by drilling with a laser beam, if the interposer 21 is made of an organic material.
  • FIG. 3([0042] a) is a cross-sectional view of a third embodiment of this invention and FIG. 3(b) is a cross-sectional view taken along a line b-b in FIG. 3(a). In these drawings, the structure of this embodiment includes a bare chip 20 and an interposer 21. The bare chip 20 is provided with bumps 23 at the inlet and outlet terminals. The interposer 21 is a thin insulating film having a thickness smaller than the height of the bumps 23. The interposer 21 has openings 25 at the positions corresponding to the inlet and outlet terminals (bumps 23) of the bare chip 20, in the same manner as the first embodiment.
  • However, in this embodiment, the size of the [0043] interposer 21 is larger than that (the outer dimensions) of the bare chip 20, respective pads 30 are provided at the openings 25, and testing pads are provided thorough the lead lines 31 from the respective pads 30.
  • In this third embodiment, the [0044] bare chip 20 is put on the interposer 21 and pushed toward the latter. Therefore, the bumps 23 of the bare chip 20 come into contact with the pads 30 of the interposer 21. In this state, an electrical characteristic examination can be carried out by contacting the probe pins of the testing apparatus with the pads 32 for a purpose of test.
  • After the electrical characteristic test is completed, if it is found that the bare chip is an unacceptable one, the [0045] bare chip 20 can easily be removed from the interposer 21 by releasing the bare chip 20. If, after the electrical characteristic test, it is found that the bare chip 20 is an acceptable one, the bare chip 20 can be mounted on the circuit board 22 directly or after the part of the interposer which extends outward from the bare chip 20 is cut off. In this latter case, any interference between the other electronic elements mounted on the circuit board 22 and the bare chip 20 can be avoided, so that high-density mounting can be attained.
  • It should be understood by those skilled in the art that the foregoing description relates to only some preferred embodiments of the disclosed invention, and that various changes and modifications may be made to the invention without departing from the spirit and scope thereof. [0046]

Claims (11)

What we claim is:
1. A bare chip mounting structure comprising:
a bare chip having inlet or outlet terminals;
an interposer having openings at positions corresponding to said inlet or outlet terminals of the bare chip; and
a circuit board having conductive pads wherein said bare chip is mounted on said circuit board by means of said interposer in such a manner that said inlet or outlet terminals are electrically connected to said conductive pads of the circuit board through said openings of the interposer.
2. A bare chip mounting structure as set forth in claim 1, wherein each of said openings of the interposer has an inner wall thereof which is plated with an electrically conductive metal.
3. A bare chip mounting structure as set forth in claim 1, wherein each of said inlet or outlet terminals is a metal bump having at least two steps comprising a base portion having a larger diameter and a tip end portion having a smaller diameter.
4. A bare chip mounting structure as set forth in claim 1, wherein said interposer has at least one pad for the purpose of testing and a lead line connecting said pad to said inlet or outlet terminal of the bare chip when said bare chip is mounted on said circuit board.
5. A bare chip mounting structure as set forth in claim 1, wherein a thermosetting resin adhesive is filled between said bare chip and said interposer and between said interposer and said circuit board.
6. A method for mounting a bare chip on a circuit board, said method comprising the following steps of:
adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip, to a circuit board having conductive pads in such a manner that said openings of the interposer are aligned with said conductive pads of the circuit board; and
mounting said bare chip on said circuit board in such a manner that said inlet or outlet terminals of the bare chip electrically contact said conductive pads of the circuit board through said openings of the interposer.
7. A method for mounting a bare chip on a circuit board, said method comprising the following steps of:
adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip and each of said opening having inner wall pleated with electrically conductive metal, to a circuit board having conductive pads in such a manner that said openings of the interposer are aligned with said conductive pads of the circuit board;
mounting said bare chip on said circuit board in such a manner that said inlet or outlet terminals of the bare chip electrically contact said conductive pads the circuit board through said openings of the interposer;
carrying out an electrical characteristic test on said bare chip; and
filling a thermosetting resin adhesive between said bare chip and said interposer and between said interposer and said circuit board.
8. A method for mounting a bare chip on a circuit board, said method comprising the following steps of:
adhering an interposer, having openings at positions corresponding to inlet or outlet terminals of the bare chip and having test pads connected to lead lines which extend to said respective openings, to a circuit board having conductive pads in such a manner that said openings of the interposer are aligned with said conductive pads of the circuit board;
mounting said bare chip on said circuit board in such a manner that said inlet or outlet terminals of the bare chip electrically contact said conductive pads of the circuit board through said openings of the interposer;
carrying out an electrical characteristic test on said bare chip by using said test pads of the interposer; and
removing said test pads from said interposer.
9. An interposer adapted to be used for mounting a bare chip on a circuit board, said interposer comprising:
an insulating plate having openings at positions corresponding to inlet or outlet terminals of the bare chip;
said insulating plate having such a thickness that, when said insulating plate is disposed between said bare chip said circuit board, inlet or outlet terminals of said bare chip can contact conductive pads of the circuit board through said openings of the interposer.
10. An interposer as set forth in claim 9, wherein each of said openings has an inner wall thereof and at least said inner wall is plated with an electrically conductive metal.
11. An interposer as set forth in claim 9, wherein said interposer has at least one pad for the purpose of testing and a lead line is connecting said pad to said plated conductive metal.
US08/966,753 1997-02-28 1997-11-10 Structure for mounting a bare chip using an interposer Expired - Fee Related US6429516B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP9-046247 1997-02-28
JP04624797A JP3578581B2 (en) 1997-02-28 1997-02-28 Bare chip mounting structure and mounting method, and interposer used therefor

Publications (2)

Publication Number Publication Date
US20020045293A1 true US20020045293A1 (en) 2002-04-18
US6429516B1 US6429516B1 (en) 2002-08-06

Family

ID=12741834

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/966,753 Expired - Fee Related US6429516B1 (en) 1997-02-28 1997-11-10 Structure for mounting a bare chip using an interposer

Country Status (2)

Country Link
US (1) US6429516B1 (en)
JP (1) JP3578581B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070251338A1 (en) * 2006-05-01 2007-11-01 Sensarray Corporation Process Condition Measuring Device with Shielding
US20070251339A1 (en) * 2006-05-01 2007-11-01 Sensarray Corporation Process Condition Measuring Device with Shielding
US20160329300A1 (en) * 2015-05-08 2016-11-10 Invensas Corporation New 2.5d microelectronic assembly and method with circuit structure formed on carrier
US9761503B2 (en) 2013-03-15 2017-09-12 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US9911725B2 (en) 2013-03-15 2018-03-06 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US10181411B2 (en) 2013-02-25 2019-01-15 Invensas Corporation Method for fabricating a carrier-less silicon interposer
US10211160B2 (en) 2015-09-08 2019-02-19 Invensas Corporation Microelectronic assembly with redistribution structure formed on carrier
DE102013108106B4 (en) 2013-03-15 2021-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for chips with connectors

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000349198A (en) * 1999-04-02 2000-12-15 Nitto Denko Corp Chip-size package interposer, its manufacture and intermediate member
JP2001077518A (en) * 1999-09-01 2001-03-23 Fujitsu Ltd Electronic component mounting printed circuit board and electronic component removal method
US7115986B2 (en) * 2001-05-02 2006-10-03 Micron Technology, Inc. Flexible ball grid array chip scale packages
SG122743A1 (en) 2001-08-21 2006-06-29 Micron Technology Inc Microelectronic devices and methods of manufacture
SG104293A1 (en) 2002-01-09 2004-06-21 Micron Technology Inc Elimination of rdl using tape base flip chip on flex for die stacking
SG121707A1 (en) 2002-03-04 2006-05-26 Micron Technology Inc Method and apparatus for flip-chip packaging providing testing capability
SG115455A1 (en) 2002-03-04 2005-10-28 Micron Technology Inc Methods for assembly and packaging of flip chip configured dice with interposer
US6975035B2 (en) * 2002-03-04 2005-12-13 Micron Technology, Inc. Method and apparatus for dielectric filling of flip chip on interposer assembly
SG111935A1 (en) 2002-03-04 2005-06-29 Micron Technology Inc Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
SG115459A1 (en) 2002-03-04 2005-10-28 Micron Technology Inc Flip chip packaging using recessed interposer terminals
SG115456A1 (en) 2002-03-04 2005-10-28 Micron Technology Inc Semiconductor die packages with recessed interconnecting structures and methods for assembling the same
US20040036170A1 (en) 2002-08-20 2004-02-26 Lee Teck Kheng Double bumping of flexible substrate for first and second level interconnects
US6972958B2 (en) * 2003-03-10 2005-12-06 Hewlett-Packard Development Company, L.P. Multiple integrated circuit package module
JP4123998B2 (en) * 2003-03-24 2008-07-23 松下電器産業株式会社 Electronic circuit device and manufacturing method thereof
JP2007183164A (en) 2006-01-06 2007-07-19 Fujitsu Ltd Semiconductor integrated circuit device and test method thereof
JP5807221B2 (en) 2010-06-28 2015-11-10 アユミ工業株式会社 Bonded structure manufacturing method, heat-melt treatment method, and system thereof
US8432034B2 (en) 2011-05-25 2013-04-30 International Business Machines Corporation Use of a local constraint to enhance attachment of an IC device to a mounting platform
JP5803409B2 (en) * 2011-08-12 2015-11-04 富士通株式会社 Electronic device, method for manufacturing electronic device, and relay substrate
JP2013137286A (en) * 2011-12-28 2013-07-11 Advantest Corp Electronic component testing device

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61160946A (en) * 1984-12-31 1986-07-21 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Connection structural body for semiconductor device
JPS63266861A (en) 1987-04-24 1988-11-02 Hitachi Ltd Chip repair method
US5195237A (en) * 1987-05-21 1993-03-23 Cray Computer Corporation Flying leads for integrated circuits
JP2676828B2 (en) * 1988-09-30 1997-11-17 株式会社デンソー Manufacturing method of hybrid integrated circuit device
US5489804A (en) * 1989-08-28 1996-02-06 Lsi Logic Corporation Flexible preformed planar structures for interposing between a chip and a substrate
US5065227A (en) * 1990-06-04 1991-11-12 International Business Machines Corporation Integrated circuit packaging using flexible substrate
JPH04124845A (en) 1990-09-17 1992-04-24 Fujitsu Ltd Bare chip mounting method and its structure
US5289631A (en) * 1992-03-04 1994-03-01 Mcnc Method for testing, burn-in, and/or programming of integrated circuit chips
US5859470A (en) * 1992-11-12 1999-01-12 International Business Machines Corporation Interconnection of a carrier substrate and a semiconductor device
WO1994024694A1 (en) * 1993-04-14 1994-10-27 Amkor Electronics, Inc. Interconnection of integrated circuit chip and substrate
US5640051A (en) * 1993-12-13 1997-06-17 Matsushita Electric Industrial Co., Ltd. Chip package, a chip carrier, a terminal electrode for a circuit substrate and a chip package-mounted complex
US5530288A (en) * 1994-10-12 1996-06-25 International Business Machines Corporation Passive interposer including at least one passive electronic component
US5742100A (en) * 1995-03-27 1998-04-21 Motorola, Inc. Structure having flip-chip connected substrates
US5574630A (en) * 1995-05-11 1996-11-12 International Business Machines Corporation Laminated electronic package including a power/ground assembly
US5814889A (en) * 1995-06-05 1998-09-29 Harris Corporation Intergrated circuit with coaxial isolation and method
US5874780A (en) * 1995-07-27 1999-02-23 Nec Corporation Method of mounting a semiconductor device to a substrate and a mounted structure
JPH0945805A (en) * 1995-07-31 1997-02-14 Fujitsu Ltd Wiring board, semiconductor device, method for removing semiconductor device from wiring board, and method for manufacturing semiconductor device
KR0157899B1 (en) * 1995-09-22 1998-12-01 문정환 Coupling structure for bonding semiconductor device of subsrate
US5691041A (en) * 1995-09-29 1997-11-25 International Business Machines Corporation Socket for semi-permanently connecting a solder ball grid array device using a dendrite interposer
US5789930A (en) * 1995-12-14 1998-08-04 International Business Machine Corporation Apparatus and method to test for known good die
US5889326A (en) * 1996-02-27 1999-03-30 Nec Corporation Structure for bonding semiconductor device to substrate
US6022761A (en) * 1996-05-28 2000-02-08 Motorola, Inc. Method for coupling substrates and structure
JP2914308B2 (en) * 1996-07-16 1999-06-28 日本電気株式会社 Interposer and method for testing semiconductor device
US5848466A (en) * 1996-11-19 1998-12-15 Motorola, Inc. Method for forming a microelectronic assembly

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070251338A1 (en) * 2006-05-01 2007-11-01 Sensarray Corporation Process Condition Measuring Device with Shielding
US20070251339A1 (en) * 2006-05-01 2007-11-01 Sensarray Corporation Process Condition Measuring Device with Shielding
WO2007130790A3 (en) * 2006-05-01 2008-05-22 Sensarray Corp Process condition measuring device with shielding
US7540188B2 (en) 2006-05-01 2009-06-02 Lynn Karl Wiese Process condition measuring device with shielding
US7555948B2 (en) 2006-05-01 2009-07-07 Lynn Karl Wiese Process condition measuring device with shielding
US10181411B2 (en) 2013-02-25 2019-01-15 Invensas Corporation Method for fabricating a carrier-less silicon interposer
DE102013108106B4 (en) 2013-03-15 2021-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for chips with connectors
US9761503B2 (en) 2013-03-15 2017-09-12 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US10964610B2 (en) 2013-03-15 2021-03-30 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US9911725B2 (en) 2013-03-15 2018-03-06 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US10629580B2 (en) 2013-03-15 2020-04-21 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US11488878B2 (en) 2013-03-15 2022-11-01 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US10879228B2 (en) 2013-03-15 2020-12-29 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US10354931B2 (en) 2013-03-15 2019-07-16 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US10361181B2 (en) 2013-03-15 2019-07-23 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US9917042B2 (en) * 2015-05-08 2018-03-13 Invensas Corporation 2.5D microelectronic assembly and method with circuit structure formed on carrier
US10622291B2 (en) 2015-05-08 2020-04-14 Invensas Corporation SSI PoP
US9773723B2 (en) 2015-05-08 2017-09-26 Invensas Corporation SSI PoP
US9754866B2 (en) 2015-05-08 2017-09-05 Invensas Corporation Reversed build-up substrate for 2.5D
US20160329300A1 (en) * 2015-05-08 2016-11-10 Invensas Corporation New 2.5d microelectronic assembly and method with circuit structure formed on carrier
US10211160B2 (en) 2015-09-08 2019-02-19 Invensas Corporation Microelectronic assembly with redistribution structure formed on carrier

Also Published As

Publication number Publication date
JPH10242350A (en) 1998-09-11
JP3578581B2 (en) 2004-10-20
US6429516B1 (en) 2002-08-06

Similar Documents

Publication Publication Date Title
US6429516B1 (en) Structure for mounting a bare chip using an interposer
US6384616B1 (en) Packaging and interconnection of contact structure
US6062873A (en) Socket for chip package test
US5334857A (en) Semiconductor device with test-only contacts and method for making the same
US7045889B2 (en) Device for establishing non-permanent electrical connection between an integrated circuit device lead element and a substrate
US6388461B2 (en) Semiconductor inspection apparatus and inspection method using the apparatus
US6025731A (en) Hybrid interconnect and system for testing semiconductor dice
JP2000111576A (en) Packaging and mutual connection of contact structure
US5523586A (en) Burn-in socket used in a burn-in test for semiconductor chips
US20010040464A1 (en) Electric contact device for testing semiconductor device
KR100227078B1 (en) Inspection method of semiconductor device and conductive adhesive for inspection
US6548756B2 (en) Packaging and interconnection of contact structure
US5928458A (en) Flip chip bonding with non conductive adhesive
JP2715793B2 (en) Semiconductor device and manufacturing method thereof
US6404214B1 (en) Substrate for inspecting electronic device, method of manufacturing substrate, and method of inspecting electronic device
US6270357B1 (en) Mounting for high frequency device packages
US6433565B1 (en) Test fixture for flip chip ball grid array circuits
US6281693B1 (en) Semiconductor device test board and a method of testing a semiconductor device
KR20010076322A (en) Contact structure having contact bumps
JP3386967B2 (en) Substrate inspection method
GB2239744A (en) Testing L.C.D. displays; flexible test circuit contacts
JP2000180471A (en) Probe board for bare chip inspection
JP3128200B2 (en) Electronic circuit board inspection method
JPH11108989A (en) Measuring method of semiconductor device and socket for measurement
JPH1187001A (en) Measuring instrument for semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TSUNOI, KAZUHISA;REEL/FRAME:008877/0297

Effective date: 19971029

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20140806

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载