US20020034351A1 - Electro-optic interconnect circuit board - Google Patents
Electro-optic interconnect circuit board Download PDFInfo
- Publication number
- US20020034351A1 US20020034351A1 US09/941,260 US94126001A US2002034351A1 US 20020034351 A1 US20020034351 A1 US 20020034351A1 US 94126001 A US94126001 A US 94126001A US 2002034351 A1 US2002034351 A1 US 2002034351A1
- Authority
- US
- United States
- Prior art keywords
- array
- optical
- aligning
- optical fibers
- transparent substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
- G02B6/24—Coupling light guides
- G02B6/42—Coupling light guides with opto-electronic elements
- G02B6/4201—Packages, e.g. shape, construction, internal or external details
- G02B6/4249—Packages, e.g. shape, construction, internal or external details comprising arrays of active devices and fibres
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
- G02B6/24—Coupling light guides
- G02B6/42—Coupling light guides with opto-electronic elements
- G02B6/4201—Packages, e.g. shape, construction, internal or external details
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
- G02B6/24—Coupling light guides
- G02B6/42—Coupling light guides with opto-electronic elements
- G02B6/4201—Packages, e.g. shape, construction, internal or external details
- G02B6/4219—Mechanical fixtures for holding or positioning the elements relative to each other in the couplings; Alignment methods for the elements, e.g. measuring or observing methods especially used therefor
- G02B6/422—Active alignment, i.e. moving the elements in response to the detected degree of coupling or position of the elements
- G02B6/4221—Active alignment, i.e. moving the elements in response to the detected degree of coupling or position of the elements involving a visual detection of the position of the elements, e.g. by using a microscope or a camera
- G02B6/4224—Active alignment, i.e. moving the elements in response to the detected degree of coupling or position of the elements involving a visual detection of the position of the elements, e.g. by using a microscope or a camera using visual alignment markings, e.g. index methods
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
- G02B6/24—Coupling light guides
- G02B6/42—Coupling light guides with opto-electronic elements
- G02B6/4201—Packages, e.g. shape, construction, internal or external details
- G02B6/4219—Mechanical fixtures for holding or positioning the elements relative to each other in the couplings; Alignment methods for the elements, e.g. measuring or observing methods especially used therefor
- G02B6/4228—Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements
- G02B6/423—Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements using guiding surfaces for the alignment
Definitions
- the field of the invention relates to optical devices and more particularly to the communication of information signals using optical devices.
- Short electronic interconnects are often needed between semiconductor photonic devices such as lasers and photodiodes and electronic interface circuitry.
- This electronic circuitry could include photonic signal drivers and photonic signal receivers. This need for decreased distance between photonic devices and electrical interface circuitry increases as the signaling data rate increases.
- Photonic components are often placed on simple carrier substrates to verify operation, to do burn-in, or simply to facilitate handling of that device.
- This photonic device and carrier substrate may then be placed on another substrate before additional packaging is completed.
- This packaging may add additional electrical interfaces, such as wire bonds and long non-controlled impedance wires, decreasing the electrical performance of the photonic device.
- One example is an electro-optic TO can with an optical port. After placing the optical component in a can and making electrical wirebonds, further packaging must be done in the alignment to a fiber optic cable to the optical port. The additional packaging often involves placing structures around the TO can to support and align the fiber optic cable. The physical needs of the electrical connections and mechanical devices required for alignment often consume a great deal of space resulting in the introduction of significant distance between the optical device and the fiber. The physical need of the optical port also minimizes or eliminates the possibility of placing multiple optical devices on the same semiconductor substrate.
- Some commonly used photonics devices e.g., the vertical cavity surface emitting laser (VCSEL), photodiode structures, etc.
- VCSEL vertical cavity surface emitting laser
- Photodiode structures etc.
- VCSEL vertical cavity surface emitting laser
- Some commonly used photonics devices have both electrical contacts and optical ports on the same surface of the substrate. Placing optical ports and electrical contacts on a common surface particularly exacerbates packaging problems and optimization of the performance of these devices. These packaging problems are particularly exacerbated when more than one optical component is arrayed on a common substrate. Because of the importance of optical devices, a need exists for a simple yet reliable means of electrically and optically interconnecting such devices that does not rely upon trial and error.
- a method and apparatus are provided for aligning a plurality of transmission paths of an array of optical devices with a plurality of optical fibers.
- the method includes the steps of disposing the optical array on a first side of the transparent substrate with the plurality of optical transmission paths passing directly through the substrate, disposing a signal processor on the first side of the transparent substrate adjacent the array of optical devices, disposing a set of alignment guides on a second side of the transparent substrate parallel to the plurality of transmission paths for aligning the plurality of optical fibers with the plurality of transmission paths and coupling a plurality of signals processed by the processor through the plurality of transmission paths between the optical array and plurality of optical fibers.
- FIG. 1 shows an electro-optical converter cell in accordance with an illustrated embodiment of the invention, in a context of use
- FIG. 2 depicts the electro-optical cell of FIG. 1;
- FIG. 3 depicts an optical array used in the cell of FIG. 1;
- FIG. 4 depicts an alignment and boring fixture that may be used with the substrate of FIG. 1;
- FIG. 5 depicts a connector and cell of FIG. 1;
- FIG. 6 depicts an alternate embodiment of the system of FIG. 1;
- FIG. 7 depicts details of the system in FIG. 6;
- FIG. 8 depicts a further alternate embodiment of the system of FIG. 1;
- FIG. 9 depicts a further alternate embodiment of the system of FIG. 1;
- FIG. 10 depicts an array of electro-optical cells used in the embodiment shown in FIG. 9.
- FIG. 1 shows a signal processing assembly using a number of electro-optical converter assemblies (unit cells) 10 under an illustrated embodiment of the invention and in a context of use.
- the signal processing assembly includes a communications device (an application specific integrated circuit (ASIC)) 12 with a number of unit cells 10 distributed around a periphery of the communications ASIC 12 and which are electrically connected to the communications ASIC 12 .
- ASIC application specific integrated circuit
- the communications ASIC 12 may be an ultra-high speed router used as a hub in a communication system (e.g., Internet, PSTN, etc.).
- a communication system e.g., Internet, PSTN, etc.
- the signal processing assembly of FIG. 1 provides an example of a device that may be mounted in a backplane of a rack in a communications cabinet.
- the router ASIC 12 may be a matrix switch with a number of connections and the ability of internally connecting any two external ports. Such devices 12 have great utility in routing signals (e.g., telephone signals, Internet protocol traffic, corporate Ethernet traffic, etc.).
- the cells 10 may each form a number of electro-optical interfaces between the router 12 and external optical fibers through a waveguide connector 13 (FIG. 5).
- the waveguide connector 13 may engage and be aligned to the cell 10 through the interaction of an alignment guide 19 and receptacle 54 .
- FIG. 2 is a simplified view of one of the cells 10 .
- the cell 10 may include an optical array 14 , a signal processor 16 and a set of alignment guides 19 all disposed on a transparent substrate 20 .
- the optical array 14 may have a number of optical ports 22 (e.g., eleven ports shown in FIG. 2).
- Each port 22 may be a photonics transmitter (e.g., VCEL laser, DFB laser, etc.), a photonics receiver (e.g., a photodiode, PIN photodiode, etc.) or a combination transmitter/receiver.
- the optical array 14 may be disposed on a first side of the substrate 20 in such a way as to transceive an optical signal along a number of optical paths that pass directly through a body of the substrate 20 .
- the alignment guides 19 extend outwards from a second side of the substrate 20 and function to align a set of optical waveguides (e.g., optical fibers) 56 (FIG. 5) of the connector 13 to respective ports 22 of the optical array 14 .
- the signal processor 16 may be any of a number of signal processing devices.
- the signal processor 16 may be an array of amplifiers. If the ports 22 are lasers, then the amplifiers may receive a driving signal from the router 12 on traces 17 and drive the lasers 22 through traces 15 , accordingly. If the ports 22 are photodetectors, then signals received on traces 15 from the photodetectors are amplified within the signal processor 16 and are transferred to the router 12 . Alternatively, if the array 14 is a mixture of lasers and photodetectors, then the signal processor 16 may simultaneously transfer signals in both directions.
- the signal processor 16 may be a multiplexer and the ASIC 12 may be one or more Pentium III processors or digital signal processors (DSPs). Further, the number of electrical signal traces 17 supplying the multiplexer 16 may be much greater than the number of ports 22 necessary to service the data on those traces 17 .
- the traces 17 in fact, may represent one or more data buses related to specific processors or functions of the ASIC 12 .
- the multiplexer 16 may contain an internal lookup table that relates specific buses to specific ports and to specific slots in those ports. Further, the allocation of slots to buses may be under the control of the ASIC 12 .
- the signal processor 16 may be a router. As each packet arrives on a bus 17 , a header of the packet may be stripped off and decoded for a destination address. Upon recovering a destination address, the router 16 may recover routing information from a routing table identifying a particular port for transmitting to that destination. The router 16 may route the packet through the identified port 22 to the destination.
- a similar router 16 may receive and decode the packet. Upon decoding the packet, the router 16 may route the packet to an identified bus 17 .
- the signal processor 16 may be placed as close as possible to the array 14 to maximize electrical signal integrity.
- FIG. 2 depicts the signal processor 16 placed on the same transparent substrate as the array 14 . Since the substrate may be a relatively thin glass, the material of the substrate 20 may be shaped (e.g., provided with one or more 90 degree bends), but still remain rigid enough to maintain optical tolerances.
- Glass also has a thermal expansion coefficient that is much closer to semiconductor devices 14 , 16 (as compared to the metal substrates more commonly used in photonics packaging). This reduces temperature-induced misalignment between the packaged optical device shown in FIG. 2 and externally coupled optical fibers 56 .
- Alignment features may also be placed in or on the substrate with micron or submicron accuracy, as described in more detail below. This greatly simplifies the alignment of the optical devices on the array 14 with optical fiber connectors 13 that may also have complementary alignment structures. Electrical traces may be placed on the opposite side of the substrate, to separate the electrical and optical interconnect requirements and simplifying packaging.
- the router 12 of FIG. 1 may form any of 16! (16 factorial) possible connections.
- the speed and switching capabilities of the combination shown in FIG. 1 may far exceed that possible with prior art devices.
- FIG. 3 depicts a view of the active side of the array 14 .
- An axis of transmission of the ports 22 would be normal to the surface of the page of FIG. 3 (i.e., a laser 22 would transmit out of the page, a photodiode 22 would receive an optical signal transmitted into the page).
- connection pads 32 may be provided on the array 14 for purposes of making electrical connections with the active elements of the ports 22 .
- Trace leads 34 may be used to interconnect the pads 32 with the ports 22 .
- a registration target 36 surrounding each port 22 may be present on the array 14 .
- the registration targets 36 surrounding the ports 22 may be created during fabrication of the array 14 and may be precisely aligned to the axis of transmission of its respective port 22 .
- the traces 15 , 17 may be provided on the transparent substrate 20 .
- the traces 15 , 17 may be created by a conventional photolithographic process.
- the array 14 may be joined to the transparent substrate 20 . Alignment is not especially important at this step in that the only criteria is that the solder pads of the array 14 contact the traces 15 disposed on the substrate 20 .
- Other optical components e.g., the optical processor 16
- the optical array 14 and signal processor 16 may be held in place by a mass rapid bonding process. Bonding could include adhesives, solder, stud bumps, or a similar material.
- a set of apertures 18 for receiving the alignment guides 19 may be formed in the transparent substrate 20 .
- a boring fixture 38 (FIG. 4) may be used.
- the boring fixture 38 may include a pattern recognition module 40 and lasers 42 , 44 .
- the pattern recognition module 40 may include software adapted to recognize and position itself over a line of targets.
- the pattern recognition module 40 functions to identify a transverse line passing through the line of targets as well as a center point of the line of targets.
- the pattern recognition module 40 then positions its own transverse line and center point with the identified transverse line and center point.
- the lasers 42 , 44 may be precisely aligned along the transverse line of the pattern recognition module 40 .
- the lasers 42 , 44 are also positioned a precise distance on either side of the center point of the pattern recognition module 40 .
- the pattern recognition module 40 may be programmed to view the array 14 through the transparent substrate 20 and identify the set of alignment targets 36 (e.g., the alignment targets 36 on opposing ends of the array 14 ). Once the pattern recognition module 40 has aligned itself with the registration targets 36 (and also the lasers 42 , 44 on either side of the targets 36 ), the boring fixture 38 activates the lasers 42 , 44 to ablate the holes 18 in precise alignment with the ports 22 .
- a set of alignment pins 19 may be inserted into the holes 18 , as shown in FIG. 5. Also shown in FIG. 5 is the waveguide connector 13 of FIG. 1 that engages the cell 10 .
- a connector block 52 with a set of alignment apertures 54 may be included within the waveguide connector 13 with a set of alignment apertures 54 .
- a taper 58 on the pins 19 functions to align the block 52 with the substrate.
- the fibers 56 are brought into alignment with respective ports 22 .
- FIG. 6 shows an alternate embodiment of the invention.
- the router 12 may be disposed on a printed circuit board (PCB) or ASIC 60 .
- the optical unit cells 10 may be disposed onto the PCB or ASIC package 60 around the periphery of the package 60 .
- FIG. 7 is a greatly enlarged section of FIG. 6.
- the package may contain spaces for the electrical and optical IC's, 14 and 16 respectively, to fit into, and they may be connected to the package using any appropriate technology (e.g., adhesives, solder, stud bumps, etc.).
- a number of unit cells 10 may be constructed on a single large substrate 62 . These cells could be constructed together on the large substrate 62 (FIG. 8) to from a large array 64 of cells 10 . These arrays of cells 10 may function as an Electro-Optic circuit board.
- the substrate 62 may be physically divided into rows, and each row of substrates provided with a 90 degree bend 66 along its longitudinal axis.
- the use of the bend 66 may allow the PCB 60 to be attached to a mother board, while simplifying the attachment of the optical connector 13 .
- a number of cells 10 may be formed with a 90 degree bend 66 and attached to the communications device 12 as shown in FIG. 9.
- the cells 10 may be mechanically and electrically connected to the device 12 using any appropriate technology (e.g., adhesives, solder, stud bumps, etc.).
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Optical Couplings Of Light Guides (AREA)
- Optical Communication System (AREA)
- Semiconductor Lasers (AREA)
Abstract
Description
- The field of the invention relates to optical devices and more particularly to the communication of information signals using optical devices.
- Short electronic interconnects are often needed between semiconductor photonic devices such as lasers and photodiodes and electronic interface circuitry. This electronic circuitry could include photonic signal drivers and photonic signal receivers. This need for decreased distance between photonic devices and electrical interface circuitry increases as the signaling data rate increases.
- Photonic components are often placed on simple carrier substrates to verify operation, to do burn-in, or simply to facilitate handling of that device. This photonic device and carrier substrate may then be placed on another substrate before additional packaging is completed. This packaging may add additional electrical interfaces, such as wire bonds and long non-controlled impedance wires, decreasing the electrical performance of the photonic device.
- One example is an electro-optic TO can with an optical port. After placing the optical component in a can and making electrical wirebonds, further packaging must be done in the alignment to a fiber optic cable to the optical port. The additional packaging often involves placing structures around the TO can to support and align the fiber optic cable. The physical needs of the electrical connections and mechanical devices required for alignment often consume a great deal of space resulting in the introduction of significant distance between the optical device and the fiber. The physical need of the optical port also minimizes or eliminates the possibility of placing multiple optical devices on the same semiconductor substrate.
- Some commonly used photonics devices (e.g., the vertical cavity surface emitting laser (VCSEL), photodiode structures, etc.) have both electrical contacts and optical ports on the same surface of the substrate. Placing optical ports and electrical contacts on a common surface particularly exacerbates packaging problems and optimization of the performance of these devices. These packaging problems are particularly exacerbated when more than one optical component is arrayed on a common substrate. Because of the importance of optical devices, a need exists for a simple yet reliable means of electrically and optically interconnecting such devices that does not rely upon trial and error.
- A method and apparatus are provided for aligning a plurality of transmission paths of an array of optical devices with a plurality of optical fibers. The method includes the steps of disposing the optical array on a first side of the transparent substrate with the plurality of optical transmission paths passing directly through the substrate, disposing a signal processor on the first side of the transparent substrate adjacent the array of optical devices, disposing a set of alignment guides on a second side of the transparent substrate parallel to the plurality of transmission paths for aligning the plurality of optical fibers with the plurality of transmission paths and coupling a plurality of signals processed by the processor through the plurality of transmission paths between the optical array and plurality of optical fibers.
- FIG. 1 shows an electro-optical converter cell in accordance with an illustrated embodiment of the invention, in a context of use;
- FIG. 2 depicts the electro-optical cell of FIG. 1;
- FIG. 3 depicts an optical array used in the cell of FIG. 1;
- FIG. 4 depicts an alignment and boring fixture that may be used with the substrate of FIG. 1;
- FIG. 5 depicts a connector and cell of FIG. 1;
- FIG. 6 depicts an alternate embodiment of the system of FIG. 1;
- FIG. 7 depicts details of the system in FIG. 6;
- FIG. 8 depicts a further alternate embodiment of the system of FIG. 1;
- FIG. 9 depicts a further alternate embodiment of the system of FIG. 1; and
- FIG. 10 depicts an array of electro-optical cells used in the embodiment shown in FIG. 9.
- FIG. 1 shows a signal processing assembly using a number of electro-optical converter assemblies (unit cells)10 under an illustrated embodiment of the invention and in a context of use. The signal processing assembly includes a communications device (an application specific integrated circuit (ASIC)) 12 with a number of
unit cells 10 distributed around a periphery of thecommunications ASIC 12 and which are electrically connected to thecommunications ASIC 12. - For example, the communications ASIC12 may be an ultra-high speed router used as a hub in a communication system (e.g., Internet, PSTN, etc.). Further, the signal processing assembly of FIG. 1 provides an example of a device that may be mounted in a backplane of a rack in a communications cabinet.
- Under the illustrated embodiment of FIG. 1, the router ASIC12 may be a matrix switch with a number of connections and the ability of internally connecting any two external ports.
Such devices 12 have great utility in routing signals (e.g., telephone signals, Internet protocol traffic, corporate Ethernet traffic, etc.). - The
cells 10 may each form a number of electro-optical interfaces between therouter 12 and external optical fibers through a waveguide connector 13 (FIG. 5). Thewaveguide connector 13, in turn, may engage and be aligned to thecell 10 through the interaction of analignment guide 19 andreceptacle 54. - FIG. 2 is a simplified view of one of the
cells 10. As shown, thecell 10 may include anoptical array 14, asignal processor 16 and a set ofalignment guides 19 all disposed on atransparent substrate 20. - The
optical array 14 may have a number of optical ports 22 (e.g., eleven ports shown in FIG. 2). Eachport 22 may be a photonics transmitter (e.g., VCEL laser, DFB laser, etc.), a photonics receiver (e.g., a photodiode, PIN photodiode, etc.) or a combination transmitter/receiver. - The
optical array 14 may be disposed on a first side of thesubstrate 20 in such a way as to transceive an optical signal along a number of optical paths that pass directly through a body of thesubstrate 20. Thealignment guides 19 extend outwards from a second side of thesubstrate 20 and function to align a set of optical waveguides (e.g., optical fibers) 56 (FIG. 5) of theconnector 13 torespective ports 22 of theoptical array 14. - The
signal processor 16 may be any of a number of signal processing devices. In the simplest configuration, thesignal processor 16 may be an array of amplifiers. If theports 22 are lasers, then the amplifiers may receive a driving signal from therouter 12 ontraces 17 and drive thelasers 22 throughtraces 15, accordingly. If theports 22 are photodetectors, then signals received ontraces 15 from the photodetectors are amplified within thesignal processor 16 and are transferred to therouter 12. Alternatively, if thearray 14 is a mixture of lasers and photodetectors, then thesignal processor 16 may simultaneously transfer signals in both directions. - Alternatively, the
signal processor 16 may be a multiplexer and the ASIC 12 may be one or more Pentium III processors or digital signal processors (DSPs). Further, the number of electrical signal traces 17 supplying themultiplexer 16 may be much greater than the number ofports 22 necessary to service the data on thosetraces 17. Thetraces 17, in fact, may represent one or more data buses related to specific processors or functions of the ASIC 12. - The
multiplexer 16 may contain an internal lookup table that relates specific buses to specific ports and to specific slots in those ports. Further, the allocation of slots to buses may be under the control of theASIC 12. - As a further alternative and where the ASIC12 are structured as one or more data processors, the
signal processor 16, itself, may be a router. As each packet arrives on abus 17, a header of the packet may be stripped off and decoded for a destination address. Upon recovering a destination address, therouter 16 may recover routing information from a routing table identifying a particular port for transmitting to that destination. Therouter 16 may route the packet through the identifiedport 22 to the destination. - At a destination, a
similar router 16 may receive and decode the packet. Upon decoding the packet, therouter 16 may route the packet to an identifiedbus 17. - Because of the small electrical signals associated with the ports22 (e.g., provided by photodiodes), the
signal processor 16 may be placed as close as possible to thearray 14 to maximize electrical signal integrity. FIG. 2, in fact, depicts thesignal processor 16 placed on the same transparent substrate as thearray 14. Since the substrate may be a relatively thin glass, the material of thesubstrate 20 may be shaped (e.g., provided with one or more 90 degree bends), but still remain rigid enough to maintain optical tolerances. - Glass also has a thermal expansion coefficient that is much closer to
semiconductor devices 14, 16 (as compared to the metal substrates more commonly used in photonics packaging). This reduces temperature-induced misalignment between the packaged optical device shown in FIG. 2 and externally coupledoptical fibers 56. Alignment features may also be placed in or on the substrate with micron or submicron accuracy, as described in more detail below. This greatly simplifies the alignment of the optical devices on thearray 14 withoptical fiber connectors 13 that may also have complementary alignment structures. Electrical traces may be placed on the opposite side of the substrate, to separate the electrical and optical interconnect requirements and simplifying packaging. - By multiplying the number of
ports 22 in FIG. 2 by the number ofcells 10 in FIG. 1, it may be observed that in the case where the ASIC is a router, therouter 12 of FIG. 1 may form any of 16! (16 factorial) possible connections. By coupling thecells 10 directly to therouter 12, the speed and switching capabilities of the combination shown in FIG. 1 may far exceed that possible with prior art devices. - Turning now to the
cell 10, in specific, a brief description will be provided of the operational features and construction of thecell 10. Following a description of thecell 10, a description will be provided of the use of thecell 10 in conjunction with other devices (e.g., therouter 12 of FIG. 1). - FIG. 3 depicts a view of the active side of the
array 14. An axis of transmission of theports 22 would be normal to the surface of the page of FIG. 3 (i.e., alaser 22 would transmit out of the page, aphotodiode 22 would receive an optical signal transmitted into the page). - A series of
connection pads 32 may be provided on thearray 14 for purposes of making electrical connections with the active elements of theports 22. Trace leads 34 may be used to interconnect thepads 32 with theports 22. - Also present on the
array 14 may be aregistration target 36 surrounding eachport 22. The registration targets 36 surrounding theports 22 may be created during fabrication of thearray 14 and may be precisely aligned to the axis of transmission of itsrespective port 22. - Similarly, the
traces transparent substrate 20. Thetraces - As a first step in assembly of the
cell 10, thearray 14 may be joined to thetransparent substrate 20. Alignment is not especially important at this step in that the only criteria is that the solder pads of thearray 14 contact thetraces 15 disposed on thesubstrate 20. Other optical components (e.g., the optical processor 16) may be placed on the substrate, as shown in FIG. 2. Once the alignment with thetraces optical array 14 andsignal processor 16 may be held in place by a mass rapid bonding process. Bonding could include adhesives, solder, stud bumps, or a similar material. - As a next step, a set of
apertures 18 for receiving the alignment guides 19 may be formed in thetransparent substrate 20. To form the apertures, a boring fixture 38 (FIG. 4) may be used. Theboring fixture 38 may include apattern recognition module 40 andlasers pattern recognition module 40 may include software adapted to recognize and position itself over a line of targets. - Once recognition of the targets has occurred, the
pattern recognition module 40 functions to identify a transverse line passing through the line of targets as well as a center point of the line of targets. Thepattern recognition module 40 then positions its own transverse line and center point with the identified transverse line and center point. Thelasers pattern recognition module 40. Thelasers pattern recognition module 40. - The
pattern recognition module 40 may be programmed to view thearray 14 through thetransparent substrate 20 and identify the set of alignment targets 36 (e.g., the alignment targets 36 on opposing ends of the array 14). Once thepattern recognition module 40 has aligned itself with the registration targets 36 (and also thelasers boring fixture 38 activates thelasers holes 18 in precise alignment with theports 22. - To complete assembly of the
cell 10, a set of alignment pins 19 may be inserted into theholes 18, as shown in FIG. 5. Also shown in FIG. 5 is thewaveguide connector 13 of FIG. 1 that engages thecell 10. - Included within the
waveguide connector 13 may be aconnector block 52 with a set ofalignment apertures 54. As the set ofapertures 54 engages thepins 19, ataper 58 on thepins 19 functions to align theblock 52 with the substrate. As theblock 52 engages thepins 19, thefibers 56 are brought into alignment withrespective ports 22. - FIG. 6 shows an alternate embodiment of the invention. As shown, the
router 12 may be disposed on a printed circuit board (PCB) orASIC 60. Theoptical unit cells 10 may be disposed onto the PCB orASIC package 60 around the periphery of thepackage 60. FIG. 7 is a greatly enlarged section of FIG. 6. The package may contain spaces for the electrical and optical IC's, 14 and 16 respectively, to fit into, and they may be connected to the package using any appropriate technology (e.g., adhesives, solder, stud bumps, etc.). - In another embodiment of FIG. 7, a number of
unit cells 10 may be constructed on a singlelarge substrate 62. These cells could be constructed together on the large substrate 62 (FIG. 8) to from alarge array 64 ofcells 10. These arrays ofcells 10 may function as an Electro-Optic circuit board. - Further, as shown in FIGS. 9 and 10, the
substrate 62 may be physically divided into rows, and each row of substrates provided with a 90degree bend 66 along its longitudinal axis. The use of thebend 66 may allow thePCB 60 to be attached to a mother board, while simplifying the attachment of theoptical connector 13. - Optionally, a number of cells10 (FIG. 2) may be formed with a 90
degree bend 66 and attached to thecommunications device 12 as shown in FIG. 9. As above, thecells 10 may be mechanically and electrically connected to thedevice 12 using any appropriate technology (e.g., adhesives, solder, stud bumps, etc.). - A specific embodiment of a method and apparatus for coupling an optical array to optical waveguides has been described for the purpose of illustrating the manner in which the invention is made and used. It should be understood that the implementation of other variations and modifications of the invention and its various aspects will be apparent to one skilled in the art, and that the invention is not limited by the specific embodiments described. Therefore, it is contemplated to cover the present invention and any and all modifications, variations, or equivalents that fall within the true spirit and scope of the basic underlying principles disclosed and claimed herein.
Claims (18)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/941,260 US6600853B2 (en) | 2000-09-21 | 2001-08-28 | Electro-optic interconnect circuit board |
JP2002529278A JP2004510180A (en) | 2000-09-21 | 2001-09-14 | Electro-optic interconnect circuit board |
PCT/US2001/028595 WO2002025335A1 (en) | 2000-09-21 | 2001-09-14 | Electro-optic interconnect circuit board |
AU2001290844A AU2001290844A1 (en) | 2000-09-21 | 2001-09-14 | Electro-optic interconnect circuit board |
CA002422999A CA2422999A1 (en) | 2000-09-21 | 2001-09-14 | Electro-optic interconnect circuit board |
EP01970894A EP1325364A4 (en) | 2000-09-21 | 2001-09-14 | ELECTROOPTIC CONNECTOR PCB |
US10/352,472 US6795624B2 (en) | 2000-09-21 | 2003-01-28 | Electro-optic interconnect circuit board |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US23413800P | 2000-09-21 | 2000-09-21 | |
US09/941,260 US6600853B2 (en) | 2000-09-21 | 2001-08-28 | Electro-optic interconnect circuit board |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/352,472 Division US6795624B2 (en) | 2000-09-21 | 2003-01-28 | Electro-optic interconnect circuit board |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020034351A1 true US20020034351A1 (en) | 2002-03-21 |
US6600853B2 US6600853B2 (en) | 2003-07-29 |
Family
ID=26927606
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/941,260 Expired - Lifetime US6600853B2 (en) | 2000-09-21 | 2001-08-28 | Electro-optic interconnect circuit board |
US10/352,472 Expired - Fee Related US6795624B2 (en) | 2000-09-21 | 2003-01-28 | Electro-optic interconnect circuit board |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/352,472 Expired - Fee Related US6795624B2 (en) | 2000-09-21 | 2003-01-28 | Electro-optic interconnect circuit board |
Country Status (6)
Country | Link |
---|---|
US (2) | US6600853B2 (en) |
EP (1) | EP1325364A4 (en) |
JP (1) | JP2004510180A (en) |
AU (1) | AU2001290844A1 (en) |
CA (1) | CA2422999A1 (en) |
WO (1) | WO2002025335A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020136503A1 (en) * | 2001-03-26 | 2002-09-26 | Kole Marcus Egbert | Sensor for a receiving device for cooperation with an optical fiber |
US20040017820A1 (en) * | 2002-07-29 | 2004-01-29 | Garinger Ned D. | On chip network |
US20060024067A1 (en) * | 2004-07-28 | 2006-02-02 | Koontz Elisabeth M | Optical I/O chip for use with distinct electronic chip |
US7130510B2 (en) | 2003-05-06 | 2006-10-31 | Lockheed Martin Corporation | Active optical alignment of laser diode array for drilling precising holes |
US20140334773A1 (en) * | 2012-01-31 | 2014-11-13 | Sagi Varghese Mathai | Apparatus for use in optoelectronics |
US11054593B1 (en) * | 2020-03-11 | 2021-07-06 | Palo Alto Research Center Incorporated | Chip-scale optoelectronic transceiver with microspringed interposer |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6600853B2 (en) * | 2000-09-21 | 2003-07-29 | Corona Optical Systems, Inc. | Electro-optic interconnect circuit board |
GB2373633B (en) * | 2001-03-20 | 2005-02-02 | Mitel Semiconductor Ab | Optical carrier |
JP2005507503A (en) * | 2001-05-01 | 2005-03-17 | コロナ オプティカル システムズ,インコーポレーテッド | Alignment hole in transparent substrate |
US6910812B2 (en) * | 2001-05-15 | 2005-06-28 | Peregrine Semiconductor Corporation | Small-scale optoelectronic package |
US6816642B1 (en) * | 2002-03-01 | 2004-11-09 | Optical Communication Products, Inc. | Apparatus and methods for using fiber optic arrays in optical communication systems |
JP2004031508A (en) | 2002-06-24 | 2004-01-29 | Nec Corp | Optoelectric composite module and light inputting/outputting device with its module as configuring element |
KR100451635B1 (en) * | 2002-12-10 | 2004-10-08 | 삼성전기주식회사 | Fiber blocks and pipe blocks, and methods for connecting optical signals of multi-layer PCB by using them |
US7116694B2 (en) * | 2002-12-11 | 2006-10-03 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Transmitter array with pixel element that has primary semiconductor laser and at least one secondary semiconductor laser |
US6975514B2 (en) * | 2003-01-31 | 2005-12-13 | Hewlett-Packard Development Company, L.P. | Integrated VCSELs on traditional VLSI packaging |
US7102893B1 (en) * | 2003-09-29 | 2006-09-05 | Emc Corporation | Methods and apparatus for forming a cohesive backplane interconnect system |
US7881323B2 (en) * | 2006-11-09 | 2011-02-01 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | Configurable ASIC for use with a programmable I/O module |
US7802020B2 (en) * | 2006-11-09 | 2010-09-21 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | I/O module with configurable ASICs that include a matrix switch |
US8842951B2 (en) | 2012-03-02 | 2014-09-23 | Analog Devices, Inc. | Systems and methods for passive alignment of opto-electronic components |
US9716193B2 (en) | 2012-05-02 | 2017-07-25 | Analog Devices, Inc. | Integrated optical sensor module |
US10884551B2 (en) | 2013-05-16 | 2021-01-05 | Analog Devices, Inc. | Integrated gesture sensor module |
TW201506476A (en) * | 2013-08-02 | 2015-02-16 | Hon Hai Prec Ind Co Ltd | Photoelectric conversion device |
US9590129B2 (en) | 2014-11-19 | 2017-03-07 | Analog Devices Global | Optical sensor module |
US10712197B2 (en) | 2018-01-11 | 2020-07-14 | Analog Devices Global Unlimited Company | Optical sensor package |
DE102019117629A1 (en) | 2018-08-15 | 2020-02-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | INTEGRATION PHOTONIK PACKAGE |
US10823921B2 (en) | 2018-08-15 | 2020-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photonics package integration |
US11754794B2 (en) * | 2021-05-25 | 2023-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including optical through via and method of making |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE513183C2 (en) | 1994-03-18 | 2000-07-24 | Ericsson Telefon Ab L M | Process for producing an optocomponent and nested optocomponent |
US5790730A (en) * | 1994-11-10 | 1998-08-04 | Kravitz; Stanley H. | Package for integrated optic circuit and method |
SE508763C2 (en) * | 1995-11-29 | 1998-11-02 | Ericsson Telefon Ab L M | Process and device for chip mounting |
US5768456A (en) * | 1996-11-22 | 1998-06-16 | Motorola, Inc. | Optoelectronic package including photonic device mounted in flexible substrate |
DE19709842C1 (en) | 1997-02-28 | 1998-10-15 | Siemens Ag | Electro-optical coupling assembly |
JPH10300979A (en) | 1997-04-23 | 1998-11-13 | Oki Electric Ind Co Ltd | Method of coupling optical transmission paths and device therefor, and jig for optical axis self-alignment |
US6083843A (en) * | 1997-12-16 | 2000-07-04 | Northern Telecom Limited | Method of manufacturing planar lightwave circuits |
US6318909B1 (en) * | 1999-02-11 | 2001-11-20 | Agilent Technologies, Inc. | Integrated packaging system for optical communications devices that provides automatic alignment with optical fibers |
US6243508B1 (en) * | 1999-06-01 | 2001-06-05 | Picolight Incorporated | Electro-opto-mechanical assembly for coupling a light source or receiver to an optical waveguide |
US6600853B2 (en) * | 2000-09-21 | 2003-07-29 | Corona Optical Systems, Inc. | Electro-optic interconnect circuit board |
US6547454B2 (en) * | 2000-09-21 | 2003-04-15 | Corona Optical Systems, Inc. | Method to align optical components to a substrate and other optical components |
US6450704B1 (en) * | 2000-10-05 | 2002-09-17 | Corona Optical Systems, Inc. | Transparent substrate and hinged optical assembly |
-
2001
- 2001-08-28 US US09/941,260 patent/US6600853B2/en not_active Expired - Lifetime
- 2001-09-14 JP JP2002529278A patent/JP2004510180A/en active Pending
- 2001-09-14 AU AU2001290844A patent/AU2001290844A1/en not_active Abandoned
- 2001-09-14 EP EP01970894A patent/EP1325364A4/en not_active Withdrawn
- 2001-09-14 WO PCT/US2001/028595 patent/WO2002025335A1/en not_active Application Discontinuation
- 2001-09-14 CA CA002422999A patent/CA2422999A1/en not_active Abandoned
-
2003
- 2003-01-28 US US10/352,472 patent/US6795624B2/en not_active Expired - Fee Related
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020136503A1 (en) * | 2001-03-26 | 2002-09-26 | Kole Marcus Egbert | Sensor for a receiving device for cooperation with an optical fiber |
US6744940B2 (en) * | 2001-03-26 | 2004-06-01 | Koninklijke Philips Electronics N.V. | Sensor for a receiving device for cooperation with an optical fiber |
US20040017820A1 (en) * | 2002-07-29 | 2004-01-29 | Garinger Ned D. | On chip network |
US7277449B2 (en) * | 2002-07-29 | 2007-10-02 | Freescale Semiconductor, Inc. | On chip network |
US7130510B2 (en) | 2003-05-06 | 2006-10-31 | Lockheed Martin Corporation | Active optical alignment of laser diode array for drilling precising holes |
US20060024067A1 (en) * | 2004-07-28 | 2006-02-02 | Koontz Elisabeth M | Optical I/O chip for use with distinct electronic chip |
US20140334773A1 (en) * | 2012-01-31 | 2014-11-13 | Sagi Varghese Mathai | Apparatus for use in optoelectronics |
US11054593B1 (en) * | 2020-03-11 | 2021-07-06 | Palo Alto Research Center Incorporated | Chip-scale optoelectronic transceiver with microspringed interposer |
Also Published As
Publication number | Publication date |
---|---|
JP2004510180A (en) | 2004-04-02 |
US6795624B2 (en) | 2004-09-21 |
EP1325364A4 (en) | 2005-06-01 |
CA2422999A1 (en) | 2002-03-28 |
US6600853B2 (en) | 2003-07-29 |
EP1325364A1 (en) | 2003-07-09 |
WO2002025335A9 (en) | 2003-09-12 |
AU2001290844A1 (en) | 2002-04-02 |
WO2002025335A1 (en) | 2002-03-28 |
US20030219217A1 (en) | 2003-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6600853B2 (en) | Electro-optic interconnect circuit board | |
US6450704B1 (en) | Transparent substrate and hinged optical assembly | |
US6905257B2 (en) | Optical interface for 4-channel opto-electronic transmitter-receiver | |
US10914903B2 (en) | Optical module | |
US8285087B2 (en) | Optical interconnection system using optical printed circuit board having one-unit optical waveguide integrated therein | |
EP1723456B1 (en) | System and method for the fabrication of an electro-optical module | |
CA3061685C (en) | Surface mount packaging for single mode electro-optical module | |
WO2022142171A1 (en) | Mlg2.0 protocol-based single-mode optical module | |
US20160356643A1 (en) | Optoelectronic module for a contactless free-space optical link, associated multichannel modules, associated interconnection system, method of production and connection to a board | |
US7876984B2 (en) | Planar optical waveguide array module and method of fabricating the same | |
US20030007750A1 (en) | Passive self-alignment technique for array laser transmitters and receivers for fiber optic applications | |
US8750657B2 (en) | Flip-chip optical interface with micro-lens array | |
US20050157972A1 (en) | Optical data link and method of manufacturing optical data link | |
CN218603489U (en) | Optical module, photoelectric conversion module, electric processing module and optical communication equipment | |
US6860650B2 (en) | Assembly for aligning an optical array with optical fibers | |
JP3818107B2 (en) | Manufacturing method of optical communication device | |
JP2001053223A (en) | Optical module | |
CN100394710C (en) | Photoelectric transmission module and manufacturing method thereof | |
JP2003098395A (en) | Optical communication device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CORONA OPTICAL SYSTEMS, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WICKMAN, RANDY W.;O'CONNOR, GARY T.;GREENE, JOHN;AND OTHERS;REEL/FRAME:012130/0407;SIGNING DATES FROM 20010822 TO 20010827 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: EMCORE CORPORATION, NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CORONA OPTICAL SYSTEMS, INC.;REEL/FRAME:019287/0396 Effective date: 20040629 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:EMCORE CORPORATION;REEL/FRAME:021824/0019 Effective date: 20080926 Owner name: BANK OF AMERICA, N.A.,ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:EMCORE CORPORATION;REEL/FRAME:021824/0019 Effective date: 20080926 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, ARIZONA Free format text: SECURITY AGREEMENT;ASSIGNORS:EMCORE CORPORATION;EMCORE SOLAR POWER, INC.;REEL/FRAME:026304/0142 Effective date: 20101111 |
|
AS | Assignment |
Owner name: EMCORE CORPORATION, NEW MEXICO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:027050/0880 Effective date: 20110831 Owner name: EMCORE SOLAR POWER, INC., NEW MEXICO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:027050/0880 Effective date: 20110831 |
|
AS | Assignment |
Owner name: EMCORE CORPORATION, NEW MEXICO Free format text: PARTIAL RELEASE OF SECURITY INTEREST;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION;REEL/FRAME:028192/0189 Effective date: 20120507 Owner name: EMCORE SOLAR POWER, INC., NEW MEXICO Free format text: PARTIAL RELEASE OF SECURITY INTEREST;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION;REEL/FRAME:028192/0189 Effective date: 20120507 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SUMITOMO ELECTRIC DEVICE INNOVATIONS, U.S.A., INC. Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EMCORE CORPORATION;REEL/FRAME:030006/0126 Effective date: 20130225 |
|
FPAY | Fee payment |
Year of fee payment: 12 |