US20020030248A1 - Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device - Google Patents
Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device Download PDFInfo
- Publication number
- US20020030248A1 US20020030248A1 US09/993,836 US99383601A US2002030248A1 US 20020030248 A1 US20020030248 A1 US 20020030248A1 US 99383601 A US99383601 A US 99383601A US 2002030248 A1 US2002030248 A1 US 2002030248A1
- Authority
- US
- United States
- Prior art keywords
- chip
- tab tape
- mounting
- semiconductor device
- type semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 109
- 238000000034 method Methods 0.000 title claims description 22
- 238000005520 cutting process Methods 0.000 claims abstract description 26
- 229910000679 solder Inorganic materials 0.000 claims abstract description 23
- 238000010137 moulding (plastic) Methods 0.000 claims abstract description 15
- 239000011347 resin Substances 0.000 claims description 44
- 229920005989 resin Polymers 0.000 claims description 44
- 239000000565 sealant Substances 0.000 description 17
- 238000007789 sealing Methods 0.000 description 9
- 238000000926 separation method Methods 0.000 description 8
- 239000000758 substrate Substances 0.000 description 7
- 229920001971 elastomer Polymers 0.000 description 6
- 239000000806 elastomer Substances 0.000 description 6
- 238000005336 cracking Methods 0.000 description 5
- 239000007788 liquid Substances 0.000 description 5
- 238000010276 construction Methods 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 239000010410 layer Substances 0.000 description 3
- 238000003892 spreading Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000009736 wetting Methods 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
Definitions
- the invention relates to a process for producing a BGA (ball grid array) type semiconductor device having a structure comprising a semiconductor chip and solder balls mounted on a TAB (tapeautomated bonding) tape, a TAB tape for a BGA type semiconductor device, and a BGA type semiconductor device.
- BGA ball grid array
- a BGA type semiconductor device is known as a semiconductor device having such a structure as directly mounted on the surface of a substrate with the aid of solder balls.
- electric connection to the substrate can be made on the whole area of the plane portion in the package. Therefore, unlike QFP (quad flat package) and the like wherein connection is made in each side of the package, multiple pin (multiple port) can be advantageously achieved without narrowing lead-to-lead (terminal-to-terminal) pitch.
- use of a TAB tape as a structural material for the package can realize a reduction in thickness and a reduction in size (chip size package).
- the conventional process for producing a BGA type semiconductor device comprises the steps of: mounting chips on a TAB tape; performing inner lead bonding, resin sealing, and ball mounting in that order; and finally punching out four peripheries of the TAB tape at a time using a die.
- a TAB tape of a resin film has on its both sides sprocket holes at given intervals, and semiconductor chips are mounted at given intervals on the TAB tape in its center portion.
- the semiconductor chip is mounted with the aid of an elastomer having an adhesive surface.
- the fixed semiconductor chip in its electrode pad (in this example, two pads in upper and lower hems) is connected by bonding to an inner lead provided so as to project from the TAB tape.
- plastic molding is carried out using a resin sealant.
- a plurality of solder balls are two-dimensionally and regularly mounted on a wiring pattern provided on the TAB tape in its side opposite to the semiconductor chip-mounted side. Finally, cutting from the TAB tape is made semiconductor chip by semiconductor chip.
- a belt-shaped opening through which an inner lead is to be passed is provided in the TAB tape. After bonding, the opening is subjected to plastic molding with a resin sealant.
- FIG. 1 Another conventional BGA type semiconductor device is described, for example, in Japanese Patent Laid-Open Nos. 31869/1996 and 153819/1996.
- device holes are provided in a TAB tape.
- a plurality of electrode pads for electrode bumps (solder balls) connected to an inner lead are interspersed around the device holes.
- Elongate cut holes are provided on four sides around the pad region. After the formation of the electrode bumps and before mounting onto a mount substrate, cutting is performed in the cut hole portions to separate semiconductor devices from each other or one another.
- a semiconductor chip is mounted on a mount substrate so that the electrode-forming surface of the semiconductor chip faces upward.
- the wiring pattern on the upper surface of the substrate is connected thereto by wire bonding.
- a part of upper and lower wiring patterns in the substrate are connected to each other with the aid of through-holes.
- Solder balls are mounted on the lower wiring pattern.
- the elongate holes provided on the outermost periphery are used as sites for cutting out and separating semiconductor devices from each other or one another before mounting onto the mount substrate.
- the adhesion interface and the joint are located inside each of the solder ball.
- the solder balls are provided so as to surround the semiconductor chip. According to this construction, a problem of the breaking of the joint, that is, the separation between the semiconductor chip in its electrode pad and the lead, and the cracking of the sealing resin attributable to the application of stress can be avoided.
- a process for producing a BGA (ball grid array) type semiconductor device comprises the steps of: forming openings around each chip-mounting region in a TAB (tape automated bonding) tape while leaving linking portions for connecting the chip-mounting regions to the other region; mounting a semiconductor chip on each of the chip-mounting regions in the TAB tape; connecting, by bonding, the semiconductor chips each in its electrode pad to the TAB tape in its wiring pattern; subjecting the bonded connection between the semiconductor chip and the electrode pad to plastic molding with a resin; providing solder balls on the backside of the TAB tape in its portions corresponding to the chip-mounting portions; and cutting off the linking portions to provide discrete semiconductor devices.
- TAB tape automated bonding
- a TAB tape for a BGA type semiconductor device comprises a large number of solder ball-mounting holes provided in chip-mounting regions, wherein an opening is provided around the chip-mounting region while leaving a linking portion for linking the chip-mounting region to the other region.
- a BGA type semiconductor device is produced by a process comprising the steps of: providing a TAB tape for a BGA type semiconductor device, comprising a large number of solder ball-mounting holes provided in chip-mounting regions, an opening being provided around the chip-mounting region while leaving a linking portion for linking the chip-mounting region to the other region; mounting a semiconductor chip on each of the chip-mounting regions in the TAB tape; connecting, by bonding, the semiconductor chips each in its electrode pad to the TAB tape in its wiring pattern; subjecting the connection between the semiconductor chip and the electrode pad to plastic molding with a resin; mounting solder balls on the solder ball-mounting holes in the TAB tape; and cutting off the linking portions to provide discrete semiconductor devices.
- FIG. 1 is a plan view showing a semiconductor device produced by a conventional process for producing a BGA type semiconductor device
- FIG. 2 is a cross-sectional view taken on line B-B of FIG. 1;
- FIG. 3 is a cross-sectional view showing the detailed construction of a semiconductor chip-mounting region in the BGA type semiconductor device of FIG. 1;
- FIG. 4 is a plan view showing a semiconductor device produced by the process for producing a BGA type semiconductor device according to the first preferred embodiment of the invention.
- FIG. 5 is a cross-sectional view taken on line A-A of FIG.
- FIGS. 1 to 3 Before describing the preferred embodiments of the invention, the conventional process for producing a BGA type semiconductor device will be explained in FIGS. 1 to 3 .
- FIG. 1 is a plan view showing a semiconductor device produced by a conventional process for producing a BGA type semiconductor device
- FIG. 2 a cross-sectional view taken on line B-B of FIG. 1.
- FIGS. 1 and 2 show a state before cutting out the package.
- a TAB tape 1 of a resin film has on its both sides sprocket holes 2 at given intervals, and semiconductor chips 3 are mounted at given intervals on the TAB tape 1 in its center portion.
- the semiconductor chip 3 is mounted with the aid of an elastomer 4 having an adhesive surface.
- the fixed semiconductor chip 3 in its electrode pad 3 a (in this example, two pads in upper and lower hems) is connected by bonding to an inner lead 5 provided so as to project from the TAB tape 1 .
- plastic molding is carried out using a resin sealant 6 .
- a plurality of solder balls 8 are two-dimensionally and regularly mounted on a wiring pattern 7 provided on the TAB tape 1 in its side opposite to the semiconductor chip 3 mounted side.
- cutting from the TAB tape 1 is made semiconductor chip 3 by semiconductor chip 3 .
- Numeral 9 designates the cutting position (indicated by a dotted line).
- FIG. 3 shows the detailed construction of the semiconductor chip 3 mounting portion.
- a belt-shaped opening through which an inner lead 5 is to be passed is provided in the TAB tape 1 . After bonding, the opening is subjected to plastic molding with a resin sealant 6 .
- FIGS. 1 to 3 The procedure for producing a BGA type semiconductor device shown in FIGS. 1 to 3 will be explained.
- semiconductor chips 3 are applied through an elastomer 4 onto one side of the TAB tape 1 .
- the semiconductor chip in its electrode pad 3 a is connected by bonding to an inner lead 5 on the TAB tape 1 side, and plastic molding is then carried out using a resin sealant 6 to protect the bonded portion.
- solder balls 8 are then mounted on a wiring pattern 7 at its predetermined positions. Thereafter, four sides of the TAB tape 1 at its cutting position 9 are simultaneously cut using a die to obtain one package.
- FIG. 4 shows semiconductor devices, before separation from one another, produced by the process for producing a BGA type semiconductor device according to the invention.
- FIG. 5 shows a diagram taken on line A-A of FIG. 4.
- a TAB tape 1 of a resin film has on its both sides sprocket holes 2 provided at given intervals.
- Semiconductor chips 3 are mounted in the center portion of the TAB tape at given intervals.
- “ ”-shaped slits 1 a, 1 b serving as an opening are provided on upper and lower parts of the semiconductor chip 3 mounted region so as to face each other.
- the semiconductor chip 3 is mounted with the aid of an elastomer 4 which has an adhesive surface and forms an adhesive layer.
- the semiconductor chip 3 in its electrode pad (not shown) is connected by bonding to an inner lead 5 provided so as to project from the TAB tape 1 .
- Plastic molding using a liquid resin sealant 6 is carried out to protect the inner lead 5 .
- a wiring pattern 7 is provided on the backside of the TAB 1 .
- a plurality of solder balls 8 are two-dimensionally and regularly arranged on the wiring pattern 7 .
- linking portions 1 c, 1 d serving as a cutting portion are left between slits 1 a, 1 b of the TAB tape 1 .
- the linking portions 1 c, 1 d are provided in places away from the adhesion interface of the TAB tape 1 and the resin sealant 6 or the semiconductor chip 3 and the connection between the electrode pad 3 a and the inner lead 5 , that is, provided on sides orthogonal to the inner lead connection provided with the resin sealant 6 .
- the chip-mounting region formed inside the slits 1 a, 1 b of the TAB tape 1 is a rectangular region having opposed first and third sides and opposed second and fourth sides.
- the bonding-connected portion and the resin-molded portion are located on the first and third sides.
- the linking portions 1 c, 1 d are located on the second and fourth sides.
- the details of the semiconductor chip 3 mounted region are as shown in FIG. 3.
- the semiconductor chip 3 in its electrode pad 3 a is bonded to the inner lead 5 conducted to the wiring pattern 7 , followed by plastic molding using a liquid resin sealant 6 for protection purposes.
- the slits 1 a, 1 b are provided jut outside the resin molded portion using the resin sealant 6 . Therefore, when the whole periphery of the package is punched out at a time, the stress applied to the TAB tape 1 is concentrated on a part of the connections around the linking portions 1 c, 1 d, while reduced stress is applied to the other connections. This markedly reduces damage at the time of assembling.
- the slits 1 a, 1 b are provided just outside the molded portion using the resin sealant 6 , spreading of the sealing resin is restricted by the slits 1 a, 1 b. This results in the formation of resin fillets having a given shape. Therefore, the regulation of the sealing resin layer thickness is easy, and, in addition, little or no flow of the resin into the linking portions 1 c, 1 d as the final cutting portion occurs. No significant load is applied at the time of cutting, so that damage to the package attributable to the stress can be avoided.
- the semiconductor chip 3 is connected to the electrode pad 3 a through the inner lead 5 projected from the wiring pattern 7 .
- Wire bonding may be used instead of this connecting method.
- Slits 1 a, 1 b are formed while leaving linking portions 1 c, 1 d around a chip-mounting region of a TAB tape.
- a semiconductor chip 3 is applied to the TAB tape, with the aid of an elastomer 4 .
- Solder balls 5 are mounted on the wiring pattern 7 .
- the length of the package cutting position is only the length of the linking portions 1 c, 1 d and hence is much shorter than the cutting length in the prior art technique.
- the linking portions 1 c, 1 d serving as the cutting position are provided on the side different from the resin molded portion using the resin sealant 6 . At the time of punching-out, this can reduce stress applied to the joint between the TAB tape 1 in its wiring pattern 7 and the electrode pad 3 a, contributing a fear of the resin sealant 6 being punched out.
- openings are previously provided around a semiconductor chip, and, in the final stage, cutting is carried out in the opening portion.
- This can reduce the cutting length after assembling and can prevent breaking of the bonded portion, that is, separation between the electrode pad and the lead, and cracking of the sealing resin. Therefore, enhanced package assembling yield and enhanced reliability can be realized.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
“
Description
- The invention relates to a process for producing a BGA (ball grid array) type semiconductor device having a structure comprising a semiconductor chip and solder balls mounted on a TAB (tapeautomated bonding) tape, a TAB tape for a BGA type semiconductor device, and a BGA type semiconductor device.
- A BGA type semiconductor device is known as a semiconductor device having such a structure as directly mounted on the surface of a substrate with the aid of solder balls. In this BGA type semiconductor device, electric connection to the substrate can be made on the whole area of the plane portion in the package. Therefore, unlike QFP (quad flat package) and the like wherein connection is made in each side of the package, multiple pin (multiple port) can be advantageously achieved without narrowing lead-to-lead (terminal-to-terminal) pitch. In particular, use of a TAB tape as a structural material for the package can realize a reduction in thickness and a reduction in size (chip size package).
- The conventional process for producing a BGA type semiconductor device comprises the steps of: mounting chips on a TAB tape; performing inner lead bonding, resin sealing, and ball mounting in that order; and finally punching out four peripheries of the TAB tape at a time using a die.
- The conventional production process of a BGA type semiconductor device will be explained in more detail.
- A TAB tape of a resin film has on its both sides sprocket holes at given intervals, and semiconductor chips are mounted at given intervals on the TAB tape in its center portion. The semiconductor chip is mounted with the aid of an elastomer having an adhesive surface. The fixed semiconductor chip in its electrode pad (in this example, two pads in upper and lower hems) is connected by bonding to an inner lead provided so as to project from the TAB tape. In order to protect the inner lead, plastic molding is carried out using a resin sealant. A plurality of solder balls are two-dimensionally and regularly mounted on a wiring pattern provided on the TAB tape in its side opposite to the semiconductor chip-mounted side. Finally, cutting from the TAB tape is made semiconductor chip by semiconductor chip.
- The construction of a semiconductor chip-mounting portion will be explained in more detail. A belt-shaped opening through which an inner lead is to be passed is provided in the TAB tape. After bonding, the opening is subjected to plastic molding with a resin sealant.
- The procedure for producing a BGA type semiconductor device will be explained. At the outset, semiconductor chips are applied through an elastomer onto one side of the TAB tape. Next, the semiconductor chip in its electrode pad is connected by bonding to an inner lead on the TAB tape side, and plastic molding is then carried out using a resin sealant to protect the bonded portion. Solder balls are mounted on a wiring pattern at its predetermined positions Thereafter, four sides of the TAB tape at its cutting position are simultaneously cut using a die to obtain one package.
- Another conventional BGA type semiconductor device is described, for example, in Japanese Patent Laid-Open Nos. 31869/1996 and 153819/1996. In the BGA semiconductor device described in the former publication, device holes are provided in a TAB tape. A plurality of electrode pads for electrode bumps (solder balls) connected to an inner lead are interspersed around the device holes. Elongate cut holes are provided on four sides around the pad region. After the formation of the electrode bumps and before mounting onto a mount substrate, cutting is performed in the cut hole portions to separate semiconductor devices from each other or one another. On the other hand, in the BGA type semiconductor device in the latter publication, a semiconductor chip is mounted on a mount substrate so that the electrode-forming surface of the semiconductor chip faces upward. The wiring pattern on the upper surface of the substrate is connected thereto by wire bonding. A part of upper and lower wiring patterns in the substrate are connected to each other with the aid of through-holes. Solder balls are mounted on the lower wiring pattern. As with the semiconductor device disclosed in Japanese Patent Laid-Open No. 31869/1996, the elongate holes provided on the outermost periphery are used as sites for cutting out and separating semiconductor devices from each other or one another before mounting onto the mount substrate.
- In the conventional processes for producing a BGA type semiconductor device, the whole periphery of the package is simultaneously punched out at the time of the separation of semiconductor devices from each other or one another. Therefore, stress is likely to be applied to the adhesion interface of the TAB tape and the resin sealant or the semiconductor chip and a joint between the semiconductor chip in its electrode pad and the lead, leading to separation of the joint and cracking of the sealing resin. This often lowers the reliability of the package.
- Since the TAB tape is continuously present on the outer periphery of the semiconductor chip, plastic molding using a liquid resin causes a variation in wetting and spreading of the resin in this portion. This results in uneven thickness of the finally formed sealing resin layer. Specifically, excessive wetting and spreading of the liquid resin cause an excessively small resin layer thickness. Likewise, when the resin is wetted and spread to the cutting position of the TAB tape (outward line of the package(the final cutting step creates cutting of the resin together with the TAB tape. This also leads to the breaking of the joint, that is, the separation between the electrode pad and the lead, and the cracking of the sealing resin, often resulting in lowered reliability of the package.
- In the BGA semiconductor devices disclosed in Japanese Patent Laid-open Nos. 31869/1996 and 153819/1996, the adhesion interface and the joint are located inside each of the solder ball. Specifically, the solder balls are provided so as to surround the semiconductor chip. According to this construction, a problem of the breaking of the joint, that is, the separation between the semiconductor chip in its electrode pad and the lead, and the cracking of the sealing resin attributable to the application of stress can be avoided.
- Accordingly, it is an object of the invention to provide a process for producing a BGA type semiconductor device, a TAB tape for a BGA type semiconductor device, and a BGA type semiconductor device that can offer high reliability while reducing the thickness and the size of the package.
- According to the first feature of the invention, a process for producing a BGA (ball grid array) type semiconductor device, comprises the steps of: forming openings around each chip-mounting region in a TAB (tape automated bonding) tape while leaving linking portions for connecting the chip-mounting regions to the other region; mounting a semiconductor chip on each of the chip-mounting regions in the TAB tape; connecting, by bonding, the semiconductor chips each in its electrode pad to the TAB tape in its wiring pattern; subjecting the bonded connection between the semiconductor chip and the electrode pad to plastic molding with a resin; providing solder balls on the backside of the TAB tape in its portions corresponding to the chip-mounting portions; and cutting off the linking portions to provide discrete semiconductor devices.
- According to the second feature of the invention, a TAB tape for a BGA type semiconductor device comprises a large number of solder ball-mounting holes provided in chip-mounting regions, wherein an opening is provided around the chip-mounting region while leaving a linking portion for linking the chip-mounting region to the other region.
- According to a third feature of the invention, a BGA type semiconductor device is produced by a process comprising the steps of: providing a TAB tape for a BGA type semiconductor device, comprising a large number of solder ball-mounting holes provided in chip-mounting regions, an opening being provided around the chip-mounting region while leaving a linking portion for linking the chip-mounting region to the other region; mounting a semiconductor chip on each of the chip-mounting regions in the TAB tape; connecting, by bonding, the semiconductor chips each in its electrode pad to the TAB tape in its wiring pattern; subjecting the connection between the semiconductor chip and the electrode pad to plastic molding with a resin; mounting solder balls on the solder ball-mounting holes in the TAB tape; and cutting off the linking portions to provide discrete semiconductor devices.
- The invention will be explained in more detail in conjunction with the appended drawings, wherein:
- FIG. 1 is a plan view showing a semiconductor device produced by a conventional process for producing a BGA type semiconductor device;
- FIG. 2 is a cross-sectional view taken on line B-B of FIG. 1;
- FIG. 3 is a cross-sectional view showing the detailed construction of a semiconductor chip-mounting region in the BGA type semiconductor device of FIG. 1;
- FIG. 4 is a plan view showing a semiconductor device produced by the process for producing a BGA type semiconductor device according to the first preferred embodiment of the invention; and
- FIG. 5 is a cross-sectional view taken on line A-A of FIG.
- Before describing the preferred embodiments of the invention, the conventional process for producing a BGA type semiconductor device will be explained in FIGS.1 to 3.
- FIG. 1 is a plan view showing a semiconductor device produced by a conventional process for producing a BGA type semiconductor device, and FIG. 2 a cross-sectional view taken on line B-B of FIG. 1. FIGS. 1 and 2 show a state before cutting out the package.
- A
TAB tape 1 of a resin film has on its both sides sprocketholes 2 at given intervals, andsemiconductor chips 3 are mounted at given intervals on theTAB tape 1 in its center portion. Thesemiconductor chip 3 is mounted with the aid of anelastomer 4 having an adhesive surface. Thefixed semiconductor chip 3 in its electrode pad 3 a (in this example, two pads in upper and lower hems) is connected by bonding to aninner lead 5 provided so as to project from theTAB tape 1. In order to protect theinner lead 5, plastic molding is carried out using aresin sealant 6. A plurality ofsolder balls 8 are two-dimensionally and regularly mounted on awiring pattern 7 provided on theTAB tape 1 in its side opposite to thesemiconductor chip 3 mounted side. Finally, cutting from theTAB tape 1 is madesemiconductor chip 3 bysemiconductor chip 3.Numeral 9 designates the cutting position (indicated by a dotted line). - FIG. 3 shows the detailed construction of the
semiconductor chip 3 mounting portion. A belt-shaped opening through which aninner lead 5 is to be passed is provided in theTAB tape 1. After bonding, the opening is subjected to plastic molding with aresin sealant 6. - The procedure for producing a BGA type semiconductor device shown in FIGS.1 to 3 will be explained. At the outset,
semiconductor chips 3 are applied through anelastomer 4 onto one side of theTAB tape 1. Next, as shown in FIG. 3, the semiconductor chip in its electrode pad 3 a is connected by bonding to aninner lead 5 on theTAB tape 1 side, and plastic molding is then carried out using aresin sealant 6 to protect the bonded portion. As shown in FIG. 1,solder balls 8 are then mounted on awiring pattern 7 at its predetermined positions. Thereafter, four sides of theTAB tape 1 at itscutting position 9 are simultaneously cut using a die to obtain one package. - In the conventional processes for producing BGA type semiconductor device, however, the whole periphery of the package is simultaneously punched out at the time of the separation of semiconductor devices from each other. Therefore, stress is likely to be applied to the adhesion interface of the TAB tape and the resin sealant or the semiconductor chip and a joint between the semiconductor chip in its electrode pad and the lead, leading to breaking of the joint, that is, separation between the electrode pad and the lead, and cracking of the sealing resin. This often lowers the reliability of the package.
- Next, the preferred embodiments of the invention will be explained in FIGS. 4 and 5.
- FIG. 4 shows semiconductor devices, before separation from one another, produced by the process for producing a BGA type semiconductor device according to the invention. FIG. 5 shows a diagram taken on line A-A of FIG. 4.
- A
TAB tape 1 of a resin film has on its both sides sprocketholes 2 provided at given intervals.Semiconductor chips 3 are mounted in the center portion of the TAB tape at given intervals. “”-shapedslits 1 a, 1 b serving as an opening are provided on upper and lower parts of thesemiconductor chip 3 mounted region so as to face each other. Thesemiconductor chip 3 is mounted with the aid of anelastomer 4 which has an adhesive surface and forms an adhesive layer. Thesemiconductor chip 3 in its electrode pad (not shown) is connected by bonding to aninner lead 5 provided so as to project from theTAB tape 1. Plastic molding using aliquid resin sealant 6 is carried out to protect theinner lead 5. Awiring pattern 7 is provided on the backside of theTAB 1. A plurality ofsolder balls 8 are two-dimensionally and regularly arranged on thewiring pattern 7. - As shown in FIG. 4, linking
portions slits 1 a, 1 b of theTAB tape 1. The linkingportions TAB tape 1 and theresin sealant 6 or thesemiconductor chip 3 and the connection between the electrode pad 3 a and theinner lead 5, that is, provided on sides orthogonal to the inner lead connection provided with theresin sealant 6. - The chip-mounting region formed inside the
slits 1 a, 1 b of theTAB tape 1 is a rectangular region having opposed first and third sides and opposed second and fourth sides. The bonding-connected portion and the resin-molded portion are located on the first and third sides. On the other hand, the linkingportions - The details of the
semiconductor chip 3 mounted region are as shown in FIG. 3. Thesemiconductor chip 3 in its electrode pad 3 a is bonded to theinner lead 5 conducted to thewiring pattern 7, followed by plastic molding using aliquid resin sealant 6 for protection purposes. Theslits 1 a, 1 b are provided jut outside the resin molded portion using theresin sealant 6. Therefore, when the whole periphery of the package is punched out at a time, the stress applied to theTAB tape 1 is concentrated on a part of the connections around the linkingportions slits 1 a, 1 b are provided just outside the molded portion using theresin sealant 6, spreading of the sealing resin is restricted by theslits 1 a, 1 b. This results in the formation of resin fillets having a given shape. Therefore, the regulation of the sealing resin layer thickness is easy, and, in addition, little or no flow of the resin into the linkingportions - In the semiconductor device shown in FIGS. 4 and 5, the
semiconductor chip 3 is connected to the electrode pad 3 a through theinner lead 5 projected from thewiring pattern 7. Wire bonding may be used instead of this connecting method. - Next, the process for producing a BGA type semiconductor device according to the preferred embodiment of the invention will be explained.
- (1) Slits1 a, 1 b are formed while leaving linking
portions - (2) A
semiconductor chip 3 is applied to the TAB tape, with the aid of anelastomer 4. - (3) Inner lead bonding is carried out to electrically connect the
semiconductor chip 3 in its electrode pad 3 a to theTAB tape 1 in itswiring pattern 7. - (4) Plastic molding using a
liquid resin sealant 6 is carried out for protecting the inner lead bonded portion. - (5)
Solder balls 5 are mounted on thewiring pattern 7. - (6) Punching-out is carried out using a die at a package-cutting position (a cutting
position 10 indicated by a dotted line inside theslits 1 a, 1 b in FIG. 4) in the TAB tape. - In the production process according to the preferred embodiment of the invention, by virtue of the provision of
slits 1 a, 1 b, the length of the package cutting position is only the length of the linkingportions portions resin sealant 6. At the time of punching-out, this can reduce stress applied to the joint between theTAB tape 1 in itswiring pattern 7 and the electrode pad 3 a, contributing a fear of theresin sealant 6 being punched out. - As is apparent from the foregoing description, according to the invention, openings are previously provided around a semiconductor chip, and, in the final stage, cutting is carried out in the opening portion. This can reduce the cutting length after assembling and can prevent breaking of the bonded portion, that is, separation between the electrode pad and the lead, and cracking of the sealing resin. Therefore, enhanced package assembling yield and enhanced reliability can be realized.
- The invention has been described in detail with particular reference to preferred embodiments, but it will be understood that variations and modifications can be effected within the scope of the invention as set forth in the appended claims.
Claims (8)
1. A process for producing a BGA (ball grid array) type semiconductor device, comprising the steps of: forming openings around each chip-mounting region in a TAB (tape automated bonding) tape while leaving linking portions for connecting the chip-mounting regions to the other region; mounting a semiconductor chip on each of the chip-mounting regions in the TAB tape; connecting, by bonding, the semiconductor chips each in its electrode pad to the TAB tape in its wiring pattern; subjecting the bonded connection between the semiconductor chip and the electrode pad to plastic molding with a resin; providing solder balls on the backside of the TAB tape in its portions corresponding to the chip-mounting portions; and cutting off the linking portions to provide discrete semiconductor devices.
2. The process according to claim 1 , wherein the opening is a slit having at least one linking portion.
3. The process according to claim 1 , wherein the chip-mounting region in the TAB tape is a rectangular region having opposed first and third sides and opposed second and fourth sides and the bonded connection is located on the first and third sides with the linking portion being located on the second and fourth sides.
4. The process according to claim 1 , wherein the chip-mounting region in the TAB tape is a rectangular region having opposed first and third sides and opposed second and fourth sides and the resin sealed portion is located on the first and third sides with the linking portion being located on the second and fourth sides.
5. A TAB tape for a BGA type semiconductor device, comprising a large number of solder ball-mounting holes provided in chip-mounting regions, wherein an opening is provided around the chip-mounting region while leaving a linking portion for linking the chip-mounting region to the other region.
6. The TAB tape according to claim 5 , wherein the opening is a slit having at least one linking portion.
7. The TAB tape according to claim 5 , wherein the chip-mounting region is a rectangular region having opposed first and third sides and opposed second and fourth sides and the linking portion is located substantially at the center portion of the first to fourth sides.
8. A BGA type semiconductor device produced by a process comprising the steps of: providing a TAB tape for a BGA type semiconductor device, comprising a large number of solder ball-mounting holes provided in chip-mounting regions, an opening being provided around the chip-mounting region while leaving a linking portion for linking the chip-mounting region to the other region; mounting a semiconductor chip on each of the chip-mounting regions in the TAB tape; connecting, by bonding, the semiconductor chips each in its electrode pad to the TAB tape in its wiring pattern; subjecting the connection between the semiconductor chip and the electrode pad to plastic molding with a resin; mounting solder balls on the solder ball-mounting holes in the TAB tape; and cutting off the linking portions to provide discrete semiconductor devices.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/993,836 US20020030248A1 (en) | 1998-06-25 | 2001-11-06 | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10-179304 | 1998-06-25 | ||
JP17930498 | 1998-06-25 | ||
JP11-121989 | 1999-04-28 | ||
JP12198999A JP3633364B2 (en) | 1998-06-25 | 1999-04-28 | Manufacturing method of BGA type semiconductor device |
US09/338,927 US6353259B1 (en) | 1998-06-25 | 1999-06-23 | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device |
US09/993,836 US20020030248A1 (en) | 1998-06-25 | 2001-11-06 | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/338,927 Division US6353259B1 (en) | 1998-06-25 | 1999-06-23 | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020030248A1 true US20020030248A1 (en) | 2002-03-14 |
Family
ID=26459224
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/338,927 Expired - Fee Related US6353259B1 (en) | 1998-06-25 | 1999-06-23 | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device |
US09/993,836 Abandoned US20020030248A1 (en) | 1998-06-25 | 2001-11-06 | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/338,927 Expired - Fee Related US6353259B1 (en) | 1998-06-25 | 1999-06-23 | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (2) | US6353259B1 (en) |
JP (1) | JP3633364B2 (en) |
KR (1) | KR100623606B1 (en) |
DE (1) | DE19929215A1 (en) |
TW (1) | TW419756B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8867223B2 (en) | 2011-08-26 | 2014-10-21 | Dell Products, Lp | System and method for a high retention module interface |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002093861A (en) * | 2000-09-12 | 2002-03-29 | Mitsui Mining & Smelting Co Ltd | Bimetal tab and double-coated csp, bga tape, and method for manufacturing them |
US20030007117A1 (en) * | 2001-06-01 | 2003-01-09 | Mcknight Douglas J. | Channel to control seal width in optical devices |
US6472741B1 (en) * | 2001-07-14 | 2002-10-29 | Siliconware Precision Industries Co., Ltd. | Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same |
US6762463B2 (en) * | 2001-06-09 | 2004-07-13 | Advanced Micro Devices, Inc. | MOSFET with SiGe source/drain regions and epitaxial gate dielectric |
US6808866B2 (en) * | 2002-05-01 | 2004-10-26 | Mektec Corporation | Process for massively producing tape type flexible printed circuits |
US6929981B2 (en) * | 2002-09-06 | 2005-08-16 | Advanpack Solutions Pte, Ltd. | Package design and method of manufacture for chip grid array |
KR200482473Y1 (en) * | 2015-07-09 | 2017-01-26 | 아름다운 환경건설(주) | Phytoremediation Pot for soils contaminated with explosive compounds |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2606603B2 (en) | 1994-05-09 | 1997-05-07 | 日本電気株式会社 | Semiconductor device, its manufacturing method and its mounting inspection method |
JPH08153819A (en) | 1994-11-29 | 1996-06-11 | Citizen Watch Co Ltd | Manufacture of ball grid array semiconductor package |
US5661086A (en) * | 1995-03-28 | 1997-08-26 | Mitsui High-Tec, Inc. | Process for manufacturing a plurality of strip lead frame semiconductor devices |
-
1999
- 1999-04-28 JP JP12198999A patent/JP3633364B2/en not_active Expired - Fee Related
- 1999-06-23 TW TW088110595A patent/TW419756B/en not_active IP Right Cessation
- 1999-06-23 US US09/338,927 patent/US6353259B1/en not_active Expired - Fee Related
- 1999-06-24 KR KR1019990024077A patent/KR100623606B1/en not_active Expired - Fee Related
- 1999-06-25 DE DE19929215A patent/DE19929215A1/en not_active Withdrawn
-
2001
- 2001-11-06 US US09/993,836 patent/US20020030248A1/en not_active Abandoned
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8867223B2 (en) | 2011-08-26 | 2014-10-21 | Dell Products, Lp | System and method for a high retention module interface |
US9301393B2 (en) | 2011-08-26 | 2016-03-29 | Dell Products, Lp | System and method for a high retention module interface |
Also Published As
Publication number | Publication date |
---|---|
KR100623606B1 (en) | 2006-09-13 |
KR20000006433A (en) | 2000-01-25 |
TW419756B (en) | 2001-01-21 |
JP3633364B2 (en) | 2005-03-30 |
US6353259B1 (en) | 2002-03-05 |
DE19929215A1 (en) | 2000-02-24 |
JP2000082759A (en) | 2000-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8659151B2 (en) | Semiconductor device and manufacturing method thereof | |
US7008824B2 (en) | Method of fabricating mounted multiple semiconductor dies in a package | |
US6087717A (en) | Semiconductor device and manufacturing method | |
US7804168B2 (en) | Ball grid array structures having tape-based circuitry | |
US20020084518A1 (en) | Semiconductor device | |
US6274405B1 (en) | Semiconductor device, method of making the same, circuit board, and film carrier tape | |
US8133759B2 (en) | Leadframe | |
KR100283348B1 (en) | Manufacturing Method of Semiconductor Device | |
JP2009152620A (en) | Semiconductor device | |
US7504735B2 (en) | Manufacturing method of resin-molding type semiconductor device, and wiring board therefor | |
US20070099344A1 (en) | Ultrathin leadframe BGA circuit package | |
US20020039811A1 (en) | A method of manufacturing a semiconductor device | |
US6353259B1 (en) | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device | |
US5382546A (en) | Semiconductor device and method of fabricating same, as well as lead frame used therein and method of fabricating same | |
US20010038150A1 (en) | Semiconductor device manufactured by package group molding and dicing method | |
US5408127A (en) | Method of and arrangement for preventing bonding wire shorts with certain integrated circuit components | |
US6246117B1 (en) | Semiconductor device comprised of a ball grid array and an insulating film with preformed land openings | |
US5606204A (en) | Resin-sealed semiconductor device | |
US8217281B2 (en) | Package, method of manufacturing a package and frame | |
US6909179B2 (en) | Lead frame and semiconductor device using the lead frame and method of manufacturing the same | |
JPH10270623A (en) | Lead frame for ball grid array, semiconductor device using the same and manufacture thereof | |
JP3923661B2 (en) | Semiconductor device | |
KR100247641B1 (en) | Stacked ball grid array package and its manufacturing method | |
JPS62229949A (en) | Manufacture of resin-sealed semiconductor | |
JP3824076B2 (en) | Film carrier tape manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |