US20020016047A1 - Process for producing a large number of semiconductor chips from a semiconductor wafer - Google Patents
Process for producing a large number of semiconductor chips from a semiconductor wafer Download PDFInfo
- Publication number
- US20020016047A1 US20020016047A1 US09/817,248 US81724801A US2002016047A1 US 20020016047 A1 US20020016047 A1 US 20020016047A1 US 81724801 A US81724801 A US 81724801A US 2002016047 A1 US2002016047 A1 US 2002016047A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor wafer
- back surface
- grooves
- semiconductor
- streets
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B28—WORKING CEMENT, CLAY, OR STONE
- B28D—WORKING STONE OR STONE-LIKE MATERIALS
- B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
- B28D5/02—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills
- B28D5/022—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills by cutting with discs or wheels
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
Definitions
- the present invention relates to a process for producing semiconductor chips from a semiconductor wafer and, more specifically, to a process for producing a large number of semiconductor chips from a semiconductor wafer having a large number of rectangular areas defined by streets arranged on the surface in a lattice form, semiconductor circuits being formed in the respective rectangular areas.
- streets are arranged on the surface of a semiconductor wafer in a lattice form to define a large number of rectangular areas, and semiconductor circuits are formed in the respective rectangular areas. Then, the back surface of the semiconductor wafer is ground to reduce the thickness of the semiconductor wafer to a predetermined value. Thereafter, the semiconductor wafer is cut along the streets to separate the rectangular areas from one another to obtain semiconductor chips.
- the grinding of the back surface of the semiconductor wafer is generally carried out by applying a rotary grinding wheel to the back surface of the semiconductor wafer.
- the rotary grinding wheel comprises a grinding means containing diamond grains, and this grinding means has a substantially flat grinding surface which is pressed against the back surface of the semiconductor wafer.
- a cooling liquid such as pure water is jetted over the area to be ground.
- the grinding surface of the grinding means is substantially flat, the cooling liquid cannot be jetted over the area to be ground sufficiently, and an undesired burn may be formed on the ground back surface of the semiconductor wafer. Further, chippings may not be discharged well from the area to be ground, thereby causing reduction of grinding efficiency.
- the cutting of the semiconductor wafer along the streets is generally carried out by applying the rotary cutting blade to the front surface of the semiconductor wafer. At this time, fine chippings may be formed on the back surface of the semiconductor.
- the above principal object can be attained by a process for producing a large number of semiconductor chips from a semiconductor wafer having a large number of rectangular areas defined by streets arranged on the surface in a lattice form, a semiconductor circuit being formed in each of the rectangular areas, wherein
- the back surface of the semiconductor wafer is ground to be reduced the thickness of the semiconductor wafer to a predetermined value, and thereafter,
- the semiconductor wafer is cut along the streets to separate the rectangular areas from one another to obtain semiconductor chips.
- the grooves are formed by cutting the semiconductor wafer to a predetermined depth from the back surface with the rotary cutting blade, a grinding means having a substantially flat grinding surface is applied to the back surface of the semiconductor wafer to grind the back surface of the semiconductor wafer, and a rotary cutting blade is applied to the front surface of the semiconductor wafer to cut the semiconductor wafer along the streets.
- the another object is attained by forming the grooves corresponding to the streets in such a manner that the grooves have a depth larger than the grinding depth of the back surface of the semiconductor wafer and the grooves are still existent even after the back surface of the semiconductor wafer is ground.
- the width of the grooves is preferably larger than the cutting width at the point when the semiconductor wafer is cut along the streets.
- FIG. 1 is a perspective view showing a typical example of a semiconductor wafer to which the present invention is applied;
- FIG. 2 is a sectional view for explaining how to form grooves in the back surface of the semiconductor wafer of FIG. 1;
- FIG. 3 is a bottom view of the semiconductor wafer having grooves formed in the back surface
- FIG. 4 is a sectional view for explaining how to grind the back surface of the semiconductor wafer having grooves formed in the back surface
- FIG. 5 is a perspective view showing a state that a semiconductor wafer which has grooves in the back surface and whose back surface has been ground is mounted on a frame through a mounting tape;
- FIG. 6 is a sectional view showing how to cut the semiconductor wafer which has grooves formed in the back surface and whose back surface has been ground, along streets.
- FIG. 1 shows a typical example of a semiconductor wafer to which the present invention is applied.
- the illustrated semiconductor wafer 2 that has a known per se shape has a substantially disk-like shape as a whole, and its peripheral edge includes a circular arc main portion 4 and a straight portion 6 which is relatively short and called “orientation flat”. Streets 8 are arranged on the front surface of the semiconductor wafer 2 in a lattice form to define a large number of rectangular areas 10 .
- a semiconductor circuit (its detailed illustration is omitted) is formed in each of the rectangular areas 10 .
- a plurality of grooves 12 are formed in the back surface of the semiconductor wafer 2 .
- the formation of the grooves 12 can be carried out advantageously as shown in FIG. 2.
- a protective film 14 which may be an appropriate synthetic resin film is bonded to the front surface of the semiconductor wafer 2 .
- the semiconductor wafer 2 having the protective film 14 bonded to its front surface is turned upside down (that is, the back surface faces up) and secured on a chuck 16 .
- a rotary cutting blade 18 which is caused to rotate on a center axis extending substantially in a horizontal direction at a high speed is applied to a predetermined depth D 1 from the back surface of the semiconductor wafer 2 , and the chuck 16 and the rotary cutting blade 18 are moved substantially horizontally in a predetermined direction relative to each other.
- the chuck 16 has a vacuum suction groove or hole in the front surface so as to vacuum adsorb the semiconductor wafer 2 to its front surface.
- the rotary cutting blade 18 preferably may be a thin disk shaped blade that is formed by incorporating diamond grains into an electrodeposited metal. As shown in FIG.
- the grooves 12 formed in the back surface of the semiconductor wafer 2 are arranged in a lattice form so as to fully precisely correspond to the streets 8 arranged on the front surface of the semiconductor wafer 2 in a lattice form.
- the positions of the streets 8 can be detected with high accuracy by imaging the semiconductor wafer 2 on the chuck 7 with an infrared camera (not shown) and analyzing the image.
- the above step of forming the grooves 12 in the back surface of the semiconductor wafer 2 can be advantageously carried out by a dicing saw which is marketed by Disco Corporation which is located in Tokyo, Japan under the trade name of DFD641 or DFD681.
- the back surface of the semiconductor wafer 2 is ground to reduce the thickness of the semiconductor wafer 2 to a predetermined value.
- This grinding can be advantageously carried out as shown in FIG. 4.
- the semiconductor wafer 4 having the protective film 14 bonded to the front surface is turned upside down and fixed on the chuck 20 .
- the chuck 20 vacuum adsorbs the semiconductor wafer 2 to its front surface.
- the grinding wheel 22 includes an annular support member 26 , and a plurality of grinding means 24 extending in an arc form are fixed to the undersurface of the support member 26 .
- the plurality of grinding means 24 is form a ring as a whole.
- each of the grinding means 24 is substantially rectangular and has a substantially flat undersurface, that is, grinding surface.
- the grinding means 24 are advantageously formed by bonding diamond grains by an appropriate bonding material such as a resin bond.
- the grinding depth (i.e., thickness removed by grinding) D 2 of the back surface of the semiconductor wafer 2 is somewhat smaller than the depth D 1 of the grooves 12 formed in the back surface of the semiconductor wafer 2 .
- the grooves 12 are preferably still existent in the back surface of the semiconductor wafer 2 .
- the depth of the grooves 12 may be about 110 to 120 ⁇ m.
- the back surface of the semiconductor wafer 2 has been ground without forming the grooves 12 in the back surface of the semiconductor wafer 2 .
- a cooling liquid such as pure water to be jetted at the time of grinding could not fully go into the grinding area due to the substantially flat grinding surface of the grinding means 24 , whereby an undesired burn was liable to be formed on the ground back surface of the semiconductor wafer 2 .
- chippings formed by grinding could not be discharged well from the grinding area, thereby causing reduction of grinding efficiency.
- a plurality of grooves 12 are formed in the back surface of the semiconductor wafer 2 . The existence of the grooves 12 prevents or suppresses the formation of the undesired burn and promotes the discharge of chippings.
- the above-mentioned step of grinding the back surface of the semiconductor wafer 2 can be advantageously carried out by a surface grinder which is marketed by Disco Corporation under the trade name of DFG841.
- the semiconductor wafer 2 is cut along the streets 8 arranged on the front surface to separate the rectangular areas 10 from one another to produce semiconductor chips.
- the protective film 14 is peeled off from the front surface of the semiconductor wafer 2 and the semiconductor wafer 2 is mounted on a frame 30 through a mounting tape 28 , as required.
- the frame 30 which can be formed from a synthetic resin or a metal plate has a relatively large circular opening 32 in the center.
- the semiconductor wafer 2 is positioned in the opening 32 of the frame 30 and the tape 28 extending across the opening 32 of the frame 30 is affixed to the back surface of the frame 30 and the back surface of the semiconductor wafer 2 to mount the semiconductor wafer 2 on the frame 30 .
- the cutting of the semiconductor wafer 2 can be advantageously carried out as shown in FIG. 6.
- the semiconductor wafer 2 mounted on the frame 30 through the tape 28 is held on the chuck 34 .
- the rotary cutting blade 36 which is rotated on the center axis extending substantially horizontally at a high speed is applied to a depth somewhat larger than the thickness T of from the front surface of the semiconductor wafer 2 to the bottom surface of the groove 12 formed in the back surface, and the chuck 34 and the rotary cutting blade 36 are moved along the streets 9 relative to each other.
- the cutting width W 2 of the rotary cutting blade 36 is preferably somewhat smaller than the width W 1 of the groove 12 .
- the width W 1 of the groove 12 is preferably about 30 ⁇ m.
- the chuck 34 vacuum adsorbs the semiconductor wafer 2 to its front surface.
- the rotary cutting blade 36 preferably may be a thin disk-shaped blade that is formed by incorporating diamond grains into an electrodeposited metal.
- the tape 28 is not cut and hence, each rectangular area, that is, the semiconductor chip is affixed to the tape and kept mounted on the frame 30 .
- the above step of cutting the semiconductor wafer 2 along the streets 8 can be advantageously carried out by a dicing saw which is marketed by Disco Corporation under the trade name of DFD641 or DFD681, like the aforesaid step of forming the grooves.
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Dicing (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
A process for producing a large number of semiconductor chips from a semiconductor wafer having a large number of rectangular areas defined by streets arranged on the front surface in a lattice form, semiconductor circuits being formed in the respective rectangular areas. This process comprises the steps of forming a plurality of grooves having a predetermined depth in the back surface of the semiconductor wafer, grinding the back surface of the semiconductor wafer to reduce the thickness of the semiconductor wafer to a predetermined value and thereafter, cutting the semiconductor wafer along the streets to separate the rectangular areas from one another to obtain semiconductor chips.
Description
- The present invention relates to a process for producing semiconductor chips from a semiconductor wafer and, more specifically, to a process for producing a large number of semiconductor chips from a semiconductor wafer having a large number of rectangular areas defined by streets arranged on the surface in a lattice form, semiconductor circuits being formed in the respective rectangular areas.
- As known to people of ordinary skill in the art, in the production of semiconductor chips, streets are arranged on the surface of a semiconductor wafer in a lattice form to define a large number of rectangular areas, and semiconductor circuits are formed in the respective rectangular areas. Then, the back surface of the semiconductor wafer is ground to reduce the thickness of the semiconductor wafer to a predetermined value. Thereafter, the semiconductor wafer is cut along the streets to separate the rectangular areas from one another to obtain semiconductor chips.
- The production of semiconductor chips in the prior art, however, has the following problems to be solved. That is, the grinding of the back surface of the semiconductor wafer is generally carried out by applying a rotary grinding wheel to the back surface of the semiconductor wafer. The rotary grinding wheel comprises a grinding means containing diamond grains, and this grinding means has a substantially flat grinding surface which is pressed against the back surface of the semiconductor wafer. When the back surface of the semiconductor wafer is ground, a cooling liquid such as pure water is jetted over the area to be ground. However, since the grinding surface of the grinding means is substantially flat, the cooling liquid cannot be jetted over the area to be ground sufficiently, and an undesired burn may be formed on the ground back surface of the semiconductor wafer. Further, chippings may not be discharged well from the area to be ground, thereby causing reduction of grinding efficiency.
- Further, the cutting of the semiconductor wafer along the streets is generally carried out by applying the rotary cutting blade to the front surface of the semiconductor wafer. At this time, fine chippings may be formed on the back surface of the semiconductor.
- It is therefore the principal object of the present invention to enable to grind the back surface of a semiconductor wafer fully effectively by preventing and suppressing the formation of a burn on the back surface.
- It is another object of the present invention to prevent and suppress the formation of chippings on the back surface of the semiconductor chip when a rotary cutting blade is applied to the front surface of the semiconductor wafer to cut the semiconductor wafer along the streets.
- According to the present inventor, the above principal object can be attained by a process for producing a large number of semiconductor chips from a semiconductor wafer having a large number of rectangular areas defined by streets arranged on the surface in a lattice form, a semiconductor circuit being formed in each of the rectangular areas, wherein
- a plurality of grooves having a predetermined depth are formed in the back surface of the semiconductor wafer, then
- the back surface of the semiconductor wafer is ground to be reduced the thickness of the semiconductor wafer to a predetermined value, and thereafter,
- the semiconductor wafer is cut along the streets to separate the rectangular areas from one another to obtain semiconductor chips.
- In a preferred embodiment of the present invention, the grooves are formed by cutting the semiconductor wafer to a predetermined depth from the back surface with the rotary cutting blade, a grinding means having a substantially flat grinding surface is applied to the back surface of the semiconductor wafer to grind the back surface of the semiconductor wafer, and a rotary cutting blade is applied to the front surface of the semiconductor wafer to cut the semiconductor wafer along the streets. The another object is attained by forming the grooves corresponding to the streets in such a manner that the grooves have a depth larger than the grinding depth of the back surface of the semiconductor wafer and the grooves are still existent even after the back surface of the semiconductor wafer is ground. The width of the grooves is preferably larger than the cutting width at the point when the semiconductor wafer is cut along the streets.
- FIG. 1 is a perspective view showing a typical example of a semiconductor wafer to which the present invention is applied;
- FIG. 2 is a sectional view for explaining how to form grooves in the back surface of the semiconductor wafer of FIG. 1;
- FIG. 3 is a bottom view of the semiconductor wafer having grooves formed in the back surface;
- FIG. 4 is a sectional view for explaining how to grind the back surface of the semiconductor wafer having grooves formed in the back surface;
- FIG. 5 is a perspective view showing a state that a semiconductor wafer which has grooves in the back surface and whose back surface has been ground is mounted on a frame through a mounting tape; and
- FIG. 6 is a sectional view showing how to cut the semiconductor wafer which has grooves formed in the back surface and whose back surface has been ground, along streets.
- Preferred embodiments of the present invention will be described in detail hereinafter with reference to the accompanying drawings.
- FIG. 1 shows a typical example of a semiconductor wafer to which the present invention is applied. The illustrated
semiconductor wafer 2 that has a known per se shape has a substantially disk-like shape as a whole, and its peripheral edge includes a circular arcmain portion 4 and astraight portion 6 which is relatively short and called “orientation flat”.Streets 8 are arranged on the front surface of thesemiconductor wafer 2 in a lattice form to define a large number ofrectangular areas 10. A semiconductor circuit (its detailed illustration is omitted) is formed in each of therectangular areas 10. - Describing with reference to FIG. 2 together with FIG. 1, in the process of the present invention, a plurality of
grooves 12 are formed in the back surface of thesemiconductor wafer 2. The formation of thegrooves 12 can be carried out advantageously as shown in FIG. 2. Prior to the formation of thegrooves 12, aprotective film 14 which may be an appropriate synthetic resin film is bonded to the front surface of thesemiconductor wafer 2. The semiconductor wafer 2 having theprotective film 14 bonded to its front surface is turned upside down (that is, the back surface faces up) and secured on achuck 16. Arotary cutting blade 18 which is caused to rotate on a center axis extending substantially in a horizontal direction at a high speed is applied to a predetermined depth D1 from the back surface of thesemiconductor wafer 2, and thechuck 16 and therotary cutting blade 18 are moved substantially horizontally in a predetermined direction relative to each other. Preferably, thechuck 16 has a vacuum suction groove or hole in the front surface so as to vacuum adsorb thesemiconductor wafer 2 to its front surface. Therotary cutting blade 18 preferably may be a thin disk shaped blade that is formed by incorporating diamond grains into an electrodeposited metal. As shown in FIG. 3, it is desirable that thegrooves 12 formed in the back surface of thesemiconductor wafer 2 are arranged in a lattice form so as to fully precisely correspond to thestreets 8 arranged on the front surface of thesemiconductor wafer 2 in a lattice form. In order to form thegrooves 12 corresponding to thestreets 8, it is necessary to detect with high accuracy the positions of thestreets 8 arranged on the front surface of thesemiconductor wafer 2 which is fixed on thechuck 16 and turned upside down. For example, the positions of thestreets 8 can be detected with high accuracy by imaging thesemiconductor wafer 2 on the chuck 7 with an infrared camera (not shown) and analyzing the image. - The above step of forming the
grooves 12 in the back surface of thesemiconductor wafer 2 can be advantageously carried out by a dicing saw which is marketed by Disco Corporation which is located in Tokyo, Japan under the trade name of DFD641 or DFD681. - In the process of the preset invention, after the
grooves 12 are formed in the back surface of thesemiconductor wafer 2, the back surface of thesemiconductor wafer 2 is ground to reduce the thickness of thesemiconductor wafer 2 to a predetermined value. This grinding can be advantageously carried out as shown in FIG. 4. The semiconductor wafer 4 having theprotective film 14 bonded to the front surface is turned upside down and fixed on thechuck 20. Preferably, thechuck 20 vacuum adsorbs the semiconductor wafer 2 to its front surface. While thechuck 20 is turned on the center axis extending substantially vertically, the grinding means 24 of agrinding wheel 22 which is rotated on a center axis extending substantially vertically at a high speed are pressed against the back surface of thesemiconductor wafer 2 helded on thechuck 20 and gradually lowered to grind the back surface of thesemiconductor wafer 2. Thegrinding wheel 22 includes anannular support member 26, and a plurality of grinding means 24 extending in an arc form are fixed to the undersurface of thesupport member 26. The plurality of grinding means 24 is form a ring as a whole. In place of the plurality of grinding means 24 fixed to the undersurface of thesupport member 26, an annular grinding means extending continuously in a circumferential direction may be fixed to the undersurface of thesupport member 26. The cross sectional form of each of the grinding means 24 is substantially rectangular and has a substantially flat undersurface, that is, grinding surface. The grinding means 24 are advantageously formed by bonding diamond grains by an appropriate bonding material such as a resin bond. The grinding depth (i.e., thickness removed by grinding) D2 of the back surface of thesemiconductor wafer 2 is somewhat smaller than the depth D1 of thegrooves 12 formed in the back surface of thesemiconductor wafer 2. Therefore, even after the back surface of thesemiconductor wafer 2 is ground, thegrooves 12 are preferably still existent in the back surface of thesemiconductor wafer 2. For example, when the semiconductor wafer 2 having a thickness of 300 μm is to be ground by a thickness of 100 μm, the depth of thegrooves 12 may be about 110 to 120 μm. - Heretofore, the back surface of the
semiconductor wafer 2 has been ground without forming thegrooves 12 in the back surface of thesemiconductor wafer 2. In this case, a cooling liquid such as pure water to be jetted at the time of grinding could not fully go into the grinding area due to the substantially flat grinding surface of the grinding means 24, whereby an undesired burn was liable to be formed on the ground back surface of thesemiconductor wafer 2. Further, chippings formed by grinding could not be discharged well from the grinding area, thereby causing reduction of grinding efficiency. In contrast to this, in the process of the present invention, prior to the grinding of the back surface of thesemiconductor wafer 2, a plurality ofgrooves 12 are formed in the back surface of thesemiconductor wafer 2. The existence of thegrooves 12 prevents or suppresses the formation of the undesired burn and promotes the discharge of chippings. - The above-mentioned step of grinding the back surface of the
semiconductor wafer 2 can be advantageously carried out by a surface grinder which is marketed by Disco Corporation under the trade name of DFG841. - After the grinding of the back surface of the
semiconductor wafer 2, thesemiconductor wafer 2 is cut along thestreets 8 arranged on the front surface to separate therectangular areas 10 from one another to produce semiconductor chips. Preferably, it is advantageous that prior to the cutting of thesemiconductor wafer 2, as shown in FIG. 5, theprotective film 14 is peeled off from the front surface of thesemiconductor wafer 2 and thesemiconductor wafer 2 is mounted on aframe 30 through a mountingtape 28, as required. Theframe 30 which can be formed from a synthetic resin or a metal plate has a relatively largecircular opening 32 in the center. Thesemiconductor wafer 2 is positioned in theopening 32 of theframe 30 and thetape 28 extending across theopening 32 of theframe 30 is affixed to the back surface of theframe 30 and the back surface of thesemiconductor wafer 2 to mount thesemiconductor wafer 2 on theframe 30. The cutting of thesemiconductor wafer 2 can be advantageously carried out as shown in FIG. 6. Thesemiconductor wafer 2 mounted on theframe 30 through thetape 28 is held on thechuck 34. Therotary cutting blade 36 which is rotated on the center axis extending substantially horizontally at a high speed is applied to a depth somewhat larger than the thickness T of from the front surface of thesemiconductor wafer 2 to the bottom surface of thegroove 12 formed in the back surface, and thechuck 34 and therotary cutting blade 36 are moved along the streets 9 relative to each other. The cutting width W2 of therotary cutting blade 36 is preferably somewhat smaller than the width W1 of thegroove 12. For instance, when the cutting width W2 is 15 μm, the width W1 of thegroove 12 is preferably about 30 μm. Preferably, thechuck 34 vacuum adsorbs thesemiconductor wafer 2 to its front surface. Therotary cutting blade 36 preferably may be a thin disk-shaped blade that is formed by incorporating diamond grains into an electrodeposited metal. In the illustrated embodiment, even when thesemiconductor wafer 2 is cut along thestreets 8 to separate therectangular areas 10 from one another, thetape 28 is not cut and hence, each rectangular area, that is, the semiconductor chip is affixed to the tape and kept mounted on theframe 30. - When the
semiconductor wafer 2 is cut along thestreets 8 as described above after thegrooves 12 corresponding to thestreets 8 arranged on the front surface of thesemiconductor wafer 2 are formed in the back surface of thesemiconductor wafer 2, as shown in FIG. 6, it has been ascertained that the formation of chippings formed on the back surface of thesemiconductor wafer 2 can be prevented and suppressed effectively. When thesemiconductor wafer 2 is to be cut along thestreets 8, therotary cutting blade 36 does not need to be contacted to or brought close to the top surface of thetape 28, whereby the adhesion of an adhesive applied to the front surface of thetape 28 to therotary cutting blade 36 can be prevented without fail. When the adhesive is stuck to therotary cutting blade 36, therotary cutting blade 36 may be deteriorated in a short period of time. - The above step of cutting the
semiconductor wafer 2 along thestreets 8 can be advantageously carried out by a dicing saw which is marketed by Disco Corporation under the trade name of DFD641 or DFD681, like the aforesaid step of forming the grooves. - While preferred embodiments of the invention have been descried in detail with reference to the accompanying drawings, it should be understood that the invention is not limited thereto and can be changed or modified without departing from the spirit and scope of the invention.
Claims (6)
1. A process for producing a large number of semiconductor chips from a semiconductor wafer having a large number of rectangular areas defined by streets arranged on the front surface in a lattice form, a semiconductor circuit being formed in each of the rectangular areas, wherein
a plurality of grooves having a predetermined depth are formed in the back surface of the semiconductor wafer; then,
the back surface of the semiconductor wafer is ground to be reduced the thickness of the semiconductor wafer to a predetermined value; and thereafter,
the semiconductor wafer is cut along the streets to separate the rectangular areas from one another to obtain semiconductor chips.
2. The process of claim 1 , wherein the semiconductor wafer is cut from the back surface to a predetermined depth with a rotary cutting blade to form the grooves.
3. The process of claim 1 , wherein a grinding means having a substantially flat grinding surface is applied to the back surface of the semiconductor wafer to grind the back surface of the semiconductor wafer.
4. The process of claim 1 , wherein the rotary cutting blade is applied from the front surface of the semiconductor wafer to cut the semiconductor wafer along the streets.
5. The process of claim 4 , wherein the grooves corresponding to the streets are formed, the depth of the grooves is larger than the grinding depth of the back surface of the semiconductor wafer, and the grooves are still existent after the back surface of the semiconductor wafer is ground.
6. The process of claim 5 , wherein the width of the grooves is larger than the cutting width at the time when the semiconductor wafer is cut along the streets.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-102632 | 2000-04-04 | ||
JP2000102632A JP4687838B2 (en) | 2000-04-04 | 2000-04-04 | Manufacturing method of semiconductor chip |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020016047A1 true US20020016047A1 (en) | 2002-02-07 |
US6448151B2 US6448151B2 (en) | 2002-09-10 |
Family
ID=18616475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/817,248 Expired - Lifetime US6448151B2 (en) | 2000-04-04 | 2001-03-27 | Process for producing a large number of semiconductor chips from a semiconductor wafer |
Country Status (4)
Country | Link |
---|---|
US (1) | US6448151B2 (en) |
JP (1) | JP4687838B2 (en) |
DE (1) | DE10116791B4 (en) |
SG (1) | SG94795A1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030060024A1 (en) * | 2001-09-26 | 2003-03-27 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor device |
US20030207496A1 (en) * | 2001-08-21 | 2003-11-06 | Oki Electric Industry Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20040092108A1 (en) * | 2002-11-01 | 2004-05-13 | Kouichi Yajima | Method of processing a semiconductor wafer |
US20050221584A1 (en) * | 2004-04-01 | 2005-10-06 | Kazuhisa Arai | Wafer processing method |
US20060148211A1 (en) * | 2005-01-05 | 2006-07-06 | Disco Corporation | Wafer dividing method |
US20070190688A1 (en) * | 2006-02-16 | 2007-08-16 | Samsung Electronics Co., Ltd. | Method for manufacturing semiconductor device with protection layer |
US20080277806A1 (en) * | 2007-05-08 | 2008-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor wafer with assisting dicing structure and dicing method thereof |
US20110260733A1 (en) * | 2005-10-17 | 2011-10-27 | Solaria Corporation | Fabrication process for photovoltaic cell |
DE102005043550B4 (en) * | 2004-09-15 | 2017-01-12 | Denso Corporation | Method for producing a semiconductor device |
DE102015120755A1 (en) * | 2015-11-30 | 2017-06-01 | Infineon Technologies Ag | Method of separating a plurality of chips |
US20170256432A1 (en) * | 2016-03-03 | 2017-09-07 | Nexperia B.V. | Overmolded chip scale package |
CN110709965A (en) * | 2017-06-15 | 2020-01-17 | 株式会社电装 | Semiconductor device and method of manufacturing the same |
CN114093926A (en) * | 2021-11-10 | 2022-02-25 | 长江存储科技有限责任公司 | Wafer, wafer preparation method and wafer cutting method |
TWI862880B (en) * | 2020-11-10 | 2024-11-21 | 日商迪思科股份有限公司 | Wafer processing method |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG105541A1 (en) * | 2001-07-31 | 2004-08-27 | Advanced Systems Automation | Method and apparatus for singulating semiconductor packages on a lead frame |
US20030036249A1 (en) * | 2001-08-06 | 2003-02-20 | Bauer Donald G. | Chip alignment and placement apparatus for integrated circuit, MEMS, photonic or other devices |
US20030066816A1 (en) * | 2001-09-17 | 2003-04-10 | Schultz Gary A. | Uniform patterning for deep reactive ion etching |
US6960813B2 (en) * | 2002-06-10 | 2005-11-01 | New Wave Research | Method and apparatus for cutting devices from substrates |
US6806544B2 (en) * | 2002-11-05 | 2004-10-19 | New Wave Research | Method and apparatus for cutting devices from conductive substrates secured during cutting by vacuum pressure |
US6580054B1 (en) * | 2002-06-10 | 2003-06-17 | New Wave Research | Scribing sapphire substrates with a solid state UV laser |
JP2004055860A (en) | 2002-07-22 | 2004-02-19 | Renesas Technology Corp | Semiconductor device fabricating process |
DE10238444B4 (en) * | 2002-08-22 | 2011-05-12 | United Monolithic Semiconductors Gmbh | Method for producing isolated monolithically integrated semiconductor circuits |
JP4342832B2 (en) | 2003-05-16 | 2009-10-14 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
TWI259564B (en) * | 2003-10-15 | 2006-08-01 | Infineon Technologies Ag | Wafer level packages for chips with sawn edge protection |
US7281535B2 (en) * | 2004-02-23 | 2007-10-16 | Towa Intercon Technology, Inc. | Saw singulation |
KR100555559B1 (en) * | 2004-03-03 | 2006-03-03 | 삼성전자주식회사 | A method of manufacturing a semiconductor device for performing a dicing process using a surface protection tape for a backgrinding process |
JP4514490B2 (en) * | 2004-03-29 | 2010-07-28 | 日東電工株式会社 | Semiconductor wafer fragmentation method |
JP2008263070A (en) * | 2007-04-12 | 2008-10-30 | Disco Abrasive Syst Ltd | Method of manufacturing device |
JP5219569B2 (en) | 2008-03-21 | 2013-06-26 | 株式会社東京精密 | Processing quality judgment method and wafer grinding apparatus in wafer grinding apparatus |
KR101116301B1 (en) * | 2009-07-22 | 2012-03-20 | (주) 엔지온 | Method for manufacturing semiconductor chip with two sided sawing process of semiconductor wafer and an apparatus for manufacturing semiconductor chip by the method |
DE102010040062B4 (en) * | 2010-08-31 | 2014-05-22 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | A substrate distribution technique for separating semiconductor chips with less area consumption |
US8450188B1 (en) * | 2011-08-02 | 2013-05-28 | Micro Processing Technology, Inc. | Method of removing back metal from an etched semiconductor scribe street |
WO2013054917A1 (en) * | 2011-10-13 | 2013-04-18 | 株式会社タムラ製作所 | Semiconductor element and manufacturing method thereof |
CN103302753B (en) * | 2012-03-06 | 2015-08-19 | 深圳赛意法微电子有限公司 | Glass wafer cutting method |
JP2013239600A (en) * | 2012-05-15 | 2013-11-28 | Fuji Electric Co Ltd | Semiconductor device manufacturing method and semiconductor manufacturing apparatus |
CN108214954B (en) * | 2018-01-08 | 2019-04-02 | 福建省福联集成电路有限公司 | A kind of cutting method of chip wafer |
JP2019186291A (en) * | 2018-04-03 | 2019-10-24 | 株式会社ディスコ | Wafer processing method |
KR102243674B1 (en) * | 2019-10-28 | 2021-04-23 | 주식회사 루츠 | Manufacturing method of ceramic chips |
KR102688332B1 (en) * | 2021-09-30 | 2024-07-25 | 주식회사 에스에프에이반도체 | CIS Wafer Dicing Method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62171112A (en) * | 1986-01-23 | 1987-07-28 | Oki Electric Ind Co Ltd | Manufacture of semiconductor substrate material |
JPH07283179A (en) * | 1994-04-13 | 1995-10-27 | Hitachi Ltd | Method for manufacturing semiconductor device |
JPH07302772A (en) * | 1994-05-10 | 1995-11-14 | Hitachi Ltd | Dicing method, wafer, wafer fixing tape, and semiconductor device |
JP3374880B2 (en) * | 1994-10-26 | 2003-02-10 | 三菱電機株式会社 | Semiconductor device manufacturing method and semiconductor device |
JPH08181197A (en) * | 1994-12-27 | 1996-07-12 | Hitachi Ltd | Semiconductor device manufacturing method and wafer mounter used for the same |
JPH1140520A (en) * | 1997-07-23 | 1999-02-12 | Toshiba Corp | Method of dividing wafer and manufacture of semiconductor device |
US6294439B1 (en) * | 1997-07-23 | 2001-09-25 | Kabushiki Kaisha Toshiba | Method of dividing a wafer and method of manufacturing a semiconductor device |
JP3395620B2 (en) * | 1997-12-16 | 2003-04-14 | 日亜化学工業株式会社 | Semiconductor light emitting device and method of manufacturing the same |
-
2000
- 2000-04-04 JP JP2000102632A patent/JP4687838B2/en not_active Expired - Lifetime
-
2001
- 2001-03-27 SG SG200101940A patent/SG94795A1/en unknown
- 2001-03-27 US US09/817,248 patent/US6448151B2/en not_active Expired - Lifetime
- 2001-04-04 DE DE10116791A patent/DE10116791B4/en not_active Expired - Lifetime
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030207496A1 (en) * | 2001-08-21 | 2003-11-06 | Oki Electric Industry Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20030060024A1 (en) * | 2001-09-26 | 2003-03-27 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor device |
US20040092108A1 (en) * | 2002-11-01 | 2004-05-13 | Kouichi Yajima | Method of processing a semiconductor wafer |
SG130020A1 (en) * | 2002-11-01 | 2007-03-20 | Disco Corp | Method of processing a semiconductor wafer |
US7498239B2 (en) * | 2004-04-01 | 2009-03-03 | Disco Corporation | Wafer processing method |
US20050221584A1 (en) * | 2004-04-01 | 2005-10-06 | Kazuhisa Arai | Wafer processing method |
DE102005043550B4 (en) * | 2004-09-15 | 2017-01-12 | Denso Corporation | Method for producing a semiconductor device |
US20060148211A1 (en) * | 2005-01-05 | 2006-07-06 | Disco Corporation | Wafer dividing method |
US20110260733A1 (en) * | 2005-10-17 | 2011-10-27 | Solaria Corporation | Fabrication process for photovoltaic cell |
US20070190688A1 (en) * | 2006-02-16 | 2007-08-16 | Samsung Electronics Co., Ltd. | Method for manufacturing semiconductor device with protection layer |
US20080277806A1 (en) * | 2007-05-08 | 2008-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor wafer with assisting dicing structure and dicing method thereof |
US8629532B2 (en) * | 2007-05-08 | 2014-01-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor wafer with assisting dicing structure and dicing method thereof |
US8772137B2 (en) | 2007-05-08 | 2014-07-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor wafer with assisting dicing structure and dicing method thereof |
DE102015120755A1 (en) * | 2015-11-30 | 2017-06-01 | Infineon Technologies Ag | Method of separating a plurality of chips |
US20170256432A1 (en) * | 2016-03-03 | 2017-09-07 | Nexperia B.V. | Overmolded chip scale package |
CN110709965A (en) * | 2017-06-15 | 2020-01-17 | 株式会社电装 | Semiconductor device and method of manufacturing the same |
US11145515B2 (en) | 2017-06-15 | 2021-10-12 | Denso Corporation | Manufacturing method of semiconductor device with attached film |
TWI862880B (en) * | 2020-11-10 | 2024-11-21 | 日商迪思科股份有限公司 | Wafer processing method |
CN114093926A (en) * | 2021-11-10 | 2022-02-25 | 长江存储科技有限责任公司 | Wafer, wafer preparation method and wafer cutting method |
Also Published As
Publication number | Publication date |
---|---|
DE10116791B4 (en) | 2007-03-15 |
JP4687838B2 (en) | 2011-05-25 |
DE10116791A1 (en) | 2001-12-20 |
US6448151B2 (en) | 2002-09-10 |
SG94795A1 (en) | 2003-03-18 |
JP2001291683A (en) | 2001-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6448151B2 (en) | Process for producing a large number of semiconductor chips from a semiconductor wafer | |
US7705430B2 (en) | Semiconductor wafer and processing method for same | |
US7648850B2 (en) | Method for producing semiconductor chip | |
US7348275B2 (en) | Processing method for semiconductor wafer | |
US5863813A (en) | Method of processing semiconductive material wafers and method of forming flip chips and semiconductor chips | |
US7527547B2 (en) | Wafer processing method | |
US6699774B2 (en) | Wafer splitting method using cleavage | |
US20040092108A1 (en) | Method of processing a semiconductor wafer | |
JP3303294B2 (en) | Cutting method of semiconductor protective tape | |
US20070077731A1 (en) | Processing method of wafer | |
US20120074565A1 (en) | Semiconductor device provided with rear protective film on other side of semiconductor substrate and manufacturing method of the same | |
JP2002373870A (en) | Method of working semiconductor wafer | |
JP2007123362A (en) | Method of manufacturing device | |
JP7407561B2 (en) | Wafer processing method | |
US20040097084A1 (en) | Method for grinding rear surface of semiconductor wafer | |
US7498236B2 (en) | Silicon wafer thinning end point method | |
US20150105006A1 (en) | Method to sustain minimum required aspect ratios of diamond grinding blades throughout service lifetime | |
US6869830B2 (en) | Method of processing a semiconductor wafer | |
TWI805872B (en) | Wafer processing method | |
JP2000340530A (en) | Semiconductor device and manufacture thereof | |
JP2004207591A (en) | Method for manufacturing semiconductor device | |
JPH1070094A (en) | Method of cutting semiconductor sensor wafer | |
JP4808458B2 (en) | Wafer processing method | |
JP2858705B2 (en) | Method for manufacturing semiconductor device | |
US20220375742A1 (en) | Processing method of wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DISCO CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TATEISHI, TOSHIYUKI;REEL/FRAME:011656/0071 Effective date: 20010316 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |