US20020011667A1 - Semiconductor device and method for manufacturing same - Google Patents
Semiconductor device and method for manufacturing same Download PDFInfo
- Publication number
- US20020011667A1 US20020011667A1 US09/961,317 US96131701A US2002011667A1 US 20020011667 A1 US20020011667 A1 US 20020011667A1 US 96131701 A US96131701 A US 96131701A US 2002011667 A1 US2002011667 A1 US 2002011667A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- semiconductor
- semiconductor device
- semiconductor chip
- electrodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 143
- 238000004519 manufacturing process Methods 0.000 title abstract description 17
- 238000000034 method Methods 0.000 title description 11
- 229920005989 resin Polymers 0.000 claims abstract description 44
- 239000011347 resin Substances 0.000 claims abstract description 44
- 238000005452 bending Methods 0.000 claims description 3
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the present invention relates to a semiconductor device and to a method for manufacturing a semiconductor device, and more particularly it relates to a compact, thin semiconductor device, and to a method of manufacturing a semiconductor device with high productivity.
- FIG. 5 shows a cross-section view of a transistor of the past which has a plurality of electrodes on a single surface of the semiconductor chip.
- a gate electrode (or base electrode) 41 on one surface of a semiconductor chip 1 are provided on one surface of a semiconductor chip 1 .
- a source electrode (or emitter electrode) 42 on one surface of a semiconductor chip 1 are provided on one surface of a semiconductor chip 1 .
- a drain electrode (or collector electrode) 43 on one surface of a semiconductor chip 1 are provided on one surface of a semiconductor chip 1 .
- a transistor has characteristics such that, by applying a voltage to the gate electrode, the value of resistance between the drain electrode and the source electrode is reduced (this resistance value being referred to hereinafter as the on resistance). In this case, in order to cause a prescribed current to flow in the drain electrode, a voltage is applied to the drain electrode, this being smaller the smaller the on resistance is. While the power consumption of each transistor is not that large, because a large number of such transistors are provided in the circuit product, it is desirable that the power consumption of each transistor be made smaller. That is, because the power consumed to drive a transistor is smaller the smaller the on resistance is, it is desirable to make the on resistance of the transistor small.
- p the resistivity
- l the length of the electrode
- S the cross-sectional area
- the drain electrode 43 is formed of a semiconductor substance formed by a diffusion process as described above, the only way to make the cross-sectional area, or the width W′ of the drain electrode 43 large, is to make the semiconductor chip 1 larger. That is, in a semiconductor device of the past such as shown in FIG. 5, it is not possible to make the semiconductor chip itself small and obtain a sufficiently large on resistance.
- the first aspect of the present invention is a semiconductor device comprising, a semiconductor chip having a first electrode on a main surface thereof, a second electrode made of a conductive resin electrode having a base portion in contact with a surface opposite to the main surface of the semiconductor chip, and a side portion extended from one end portion of the base portion in the direction toward the main surface of the semiconductor chip, and an end part of the side portion of the second electrode is provided over the main surface of the semiconductor chip.
- the second electrode has a bending part formed between the base portion and the side portion at a substantially right angle.
- the side portion of the second electrode is provided between a first insulating resin which seals at least the main surface of the semiconductor chip and a second insulating resin which seals surfaces other than the main surface of the semiconductor chip.
- the side portion of the second electrode is provided along one side surface of the semiconductor chip.
- the second aspect of the present invention is a method of manufacturing a semiconductor device comprising; a first step of forming a plurality of first electrodes 10 ( 11 , 12 ) on a main surface 0 a of a semiconductor wafer 0 , a second step of affixing the semiconductor wafer 0 to a first tape 29 so that the first electrodes 10 are facing up, a third step of dicing the semiconductor wafer 0 in one direction along A-A′ in FIG.
- FIG. 1( a ) and FIG. 1( b ) are cross-section views of a semiconductor device according to the present invention
- FIG. 1( c ) is a perspective view of a semiconductor device according to the present invention.
- FIGS. 2 ( a ) to ( d ) are drawings showing the manufacturing process steps for a semiconductor device according to the present invention.
- FIGS. 3 ( a ) to ( f ) are cross-section views showing the manufacturing processes for a semiconductor device according to the present invention
- FIG. 3( g ) is a cross-section view of a semiconductor device according to the present invention.
- FIG. 4( a ) is a drawing showing an another embodiment of the present invention
- FIG. 4( b ) is a perspective view of the present invention in FIG. 4( a ).
- FIG. 5 is a cross-section view showing a semiconductor device of a prior art.
- FIG. 1 is a cross-section view and a perspective view of a semiconductor device according to the present invention.
- FIG. 2 is a drawing showing the manufacturing process steps for a semiconductor device according to the present invention.
- FIG. 3 is a cross-section view showing the manufacturing processes for a semiconductor device according to the present invention.
- FIG. 4 is a cross-section view and a perspective view showing an another embodiment of the present invention.
- a semiconductor device is a discrete semiconductor device such as a transistor, a diode, or a vertical-type MOSFET or the like, which, as shown in FIG. 1( a ), has two types of electrodes 10 ( 11 , 12 ) having differing characteristics on a main surface of a semiconductor chip 1 , and a drain electrode 13 (collector electrode) which is a conductive resin electrode formed by a base portion 131 and a side portion 132 .
- the semiconductor device has a drain electrode 13 formed by a base portion 131 in contact with a surface 1 b on the opposite side from the main surface 1 a , and a side portion 132 formed by extension from one end of the base portion 131 in the direction toward the main surface 1 a , the surface 1 b of the semiconductor chip 1 and the side surfaces of the side portion 132 of the drain electrode 13 being sealed by insulating resins 14 and 15 , and the end parts of the two types of electrodes 10 and the end part of the side portion 132 being aligned on the same plane 1 a .
- the extension direction of the end parts of the two types of electrodes 10 and the end part of the side portion 132 of the drain electrode 13 are made the same direction, and side surfaces other than the plane onto which the end parts of the two types of electrodes 10 and the end part of the drain electrode 13 made of a conductive resin are aligned are sealed with the insulating resins 14 and 15 .
- the direction of extension of the ends of the two types of electrodes 10 and the end part of the drain electrode 13 can be said to be the extension direction for making connection to an external component outside the semiconductor device.
- the semiconductor wafer 0 is already diffused, and onto the main surface thereof are formed two types of electrodes 10 .
- the two types of electrodes 10 are a gate electrode (base electrode) 11 and a source electrode (emitter electrode) 12 , these being provided as metal bumps of gold or the like, for the purpose of connection between the semiconductor chip 1 and an external component.
- the main surface as used herein is the surface of the semiconductor chip 1 on which the gate electrode 11 and the source electrode 12 are provided.
- the drain electrode 13 is a conductive resin electrode made from a conductive resin, formed by curing a copper paste or silver paste, which is thermally curable.
- the base portion 131 of the drain electrode 13 is in contact with a surface 1 b on the opposite side from the main surface 1 a of the semiconductor chip 1 , on which the electrodes 10 are formed.
- the side portion 132 of the drain electrode 13 makes contact with the insulating resin 14 and is a continuation of one end part of the base portion 131 , extending in the direction of the main surface 1 a , substantially perpendicularly with respect to the base portion 131 .
- the phrase “continuation of one end part of the base portion 131 ” herein refers to a bending of the base portion 131 at a substantially right angle from one end of the base portion 131 .
- the phrase “continuation of one end part of the base portion 131 , extending in the direction of the main surface 1 a , substantially perpendicularly with respect to the base portion 131 ” refers to formation of the base portion 131 and the side portion 132 so as to make an approximate L-shape therebetween, the side portion 132 extending in the direction of the main surface of the semiconductor chip 1 , substantially being provided in parallel with one side surface of the semiconductor chip 1 .
- the insulating resins 14 and 15 seal the surface 1 b of the semiconductor chip 1 and the drain electrode 13 .
- the insulating resins 14 and 15 seals all surfaces of the semiconductor chip except 1 for end parts of the electrode 10 and the end part of the drain electrode 13 made of a conductive resin.
- this is made of a highly conductive resin such as an epoxy resin or the like.
- the surface 1 b of the semiconductor chip 1 refers to the a surface other than a part in which the semiconductor chip 1 is in contact with the drain electrode 13
- the surface 13 a of the drain electrode 13 refers to a surface other than a part at which the drain electrode 13 is in contact with the semiconductor chip 1 .
- the electrodes are formed so as to be exposed from the insulating resin 14 formed on the semiconductor chip 1 , so as to make it possible to make a connection between the ends of the two types of electrodes 10 , and the end part of the side portion 132 of the drain electrode 13 and an external component. That is, the end parts of the two types of electrodes 10 , and the end part of the side portion 132 of the drain electrode 13 are not covered by the insulating resin 14 .
- the end part of the side portion 132 of the drain electrode 13 refers to the end part of the side portion 132 formed continuously from the base portion 131 .
- the end parts of the two types of electrodes 10 and the end part of the side portion 132 of the drain electrode 13 are aligned on one and the same plane and, because it is possible on one and the same plane to make connection between the gate electrode 11 and the source electrode 12 , which are the two types of electrodes 10 , and the drain electrode 13 and an external component outside the semiconductor device, it is possible to achieve a small overall size and thinness.
- the drain electrode 13 is formed of a conductive resin, and because this resin has a resistivity that is smaller than a drain electrode of a semiconductor device of the past, even if the width W of the side portion 132 of the electrode 13 in FIG. 1 is made small, it is possible to achieve an electrode with a sufficiently small resistance value, thereby enabling the achievement of a compact semiconductor device with a reduced resistance between electrodes.
- FIG. 1 a method of manufacturing a semiconductor device such as shown in FIG. 1 is described below, with reference being made to FIG. 2 and FIG. 3.
- FIG. 2 a method of manufacturing a semiconductor device such as shown in FIG. 1 is described below, with reference being made to FIG. 2 and FIG. 3.
- FIG. 2 a method of manufacturing a semiconductor device such as shown in FIG. 1 is described below, with reference being made to FIG. 2 and FIG. 3.
- FIG. 2 First, the manufacturing process of a semiconductor chip 1 used in the present invention will be described, with reference made to FIG. 2.
- a plurality of electrodes 10 (gate electrode 11 and source electrode 12 ), which are made of metal bumps, are formed on a diffused semiconductor wafer 0 (refer to the plan view of the semiconductor wafer 0 shown in FIG. 2( a )).
- An enlarged perspective view of the semiconductor wafer 0 of FIG. 2( a ) is shown in FIG. 2( b ).
- a gate electrode 11 and a source electrode 12 are provided at each prescribed location on the semiconductor wafer 0 , these two types of electrodes 10 , consisting of a gate electrode 11 and a source electrode 12 , and a semiconductor chip 1 (obtained in a subsequent process step, refer to FIG. 3( g )) ultimately forming one device.
- FIG. 2( c ) shows a plan view of the semiconductor wafer 0 in this process step. Then, expansion of the semiconductor chip 111 is done in the direction of broadening the first groove 30 , thereby broadening the mutual spacing B between the semiconductor chips 111 (refer to FIG. 2( d )).
- FIG. 3 is a cross-section view in the direction of arrow C in FIG. 2( d ).
- the semiconductor chips 111 obtained by the process shown in FIG. 2( d ) are oriented so that the surface on which the two types of electrodes 10 are provided is facing up, and these are arranged on a flat sheet 31 so as to form the mutual spacing 18 between the semiconductor chips 111 , after which an insulating resin 14 is applied to the semiconductor chip 1 and cured (refer to FIG. 3( a )).
- the insulating resin 14 is filled so that the end parts of the two types of electrodes 10 are exposed.
- the semiconductor chip 1 is removed from the flat sheet 31 , and the semiconductor chip 111 is affixed to a tape 32 so that the two type of electrodes 10 are facing down, and dicing is done from the upper surface (surface on the opposite side from the surface on which two types of electrodes 10 are provided) in parallel with the second groove 18 and at substantially the center between the semiconductor chips 111 sealed by the insulating resin 14 , so as to form a third groove 33 between the insulating resin 14 (refer to FIG. 3( b )). Then, a conductive resin 16 is applied onto the second groove 33 , the entire surface of the semiconductor chip 111 , and the insulating resin 14 (refer to FIG. 3( c ))
- FIG. 1 ( b ) and FIG. 1( c ) The semiconductor device manufactured by the process steps illustrated in FIG. 2 and FIG. 3 is shown in FIG. 1 ( b ) and FIG. 1( c ).
- FIG. 1( b ) is a cross-section view showing the same type of semiconductor device as FIG. 2( g )
- FIG. 1( c ) is a perspective view of the semiconductor device.
- the semiconductor device of the present invention obtained by the above-noted manufacturing processes has a long side X, a short side Y, and a height Z that are one to three times the long side X′, the short side Y′, and the height Z′ of the semiconductor chip. Because of this, it is possible to obtain a semiconductor device that is more compact than a conventional semiconductor device.
- each device includes one gate electrode 11 , one source electrode 12 , and one drain electrode 13 .
- FIG. 4( a ) by cutting the semiconductor device along the cutting plane F, it is possible to obtain a semiconductor device 41 that includes a plurality of devices 4 .
- FIG. 4( b ) shows the example of a unit in which the semiconductor chips 1 are arranged in a line, there is no restriction to arrangement of the semiconductor chips 1 , and by changing the position of the cutting plane F, it is possible to achieve an arrangement configuration suitable to the application.
- the conductive resin electrode is made of a conductive resin, which has a resistivity that is lower than that of the drain electrode of a conventional semiconductor device, so that even if the width of the side portion of the electrode is small, it is possible to achieve an electrode with a sufficiently small resistance value, thereby enabling the achievement of a compact semiconductor device with a reduced resistance between electrodes.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Dicing (AREA)
- Wire Bonding (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device and to a method for manufacturing a semiconductor device, and more particularly it relates to a compact, thin semiconductor device, and to a method of manufacturing a semiconductor device with high productivity.
- 2. Background of the Invention
- In recent years, in response to the demand for electronic equipment with sophisticated functions, compactness, light weight, and high speed, a variety of forms of semiconductor devices are being developed. For example, this is not even limited to integrated circuits, there being a demand for compactness and light weight in such discrete components as diodes and transistors as well.
- For example, in a transistor of the past, there has been a configuration in which electrodes for outputting signals have been provided on a main surface and another electrodes have been provided on a surface that is opposite the main surface of the
chip 1. In contrast to this approach, in response to recent demand for compactness in semiconductor devices, there have been attempts to achieve compactness by providing a plurality of electrodes on a single surface of the semiconductor chip. - FIG. 5 shows a cross-section view of a transistor of the past which has a plurality of electrodes on a single surface of the semiconductor chip. In this semiconductor device of the past, as shown in FIG. 5, on one surface of a
semiconductor chip 1 are provided a gate electrode (or base electrode) 41, a source electrode (or emitter electrode) 42, and a drain electrode (or collector electrode) 43. - In a transistor such as shown in FIG. 5, however, the following problem occurs.
- In general, a transistor has characteristics such that, by applying a voltage to the gate electrode, the value of resistance between the drain electrode and the source electrode is reduced (this resistance value being referred to hereinafter as the on resistance). In this case, in order to cause a prescribed current to flow in the drain electrode, a voltage is applied to the drain electrode, this being smaller the smaller the on resistance is. While the power consumption of each transistor is not that large, because a large number of such transistors are provided in the circuit product, it is desirable that the power consumption of each transistor be made smaller. That is, because the power consumed to drive a transistor is smaller the smaller the on resistance is, it is desirable to make the on resistance of the transistor small.
- The resistance value r of an electrode is generally determined as p=l/S (where p is the resistivity, l is the length of the electrode, and S is the cross-sectional area) In a semiconductor device of the past such as shown in FIG. 5, if the width W′ of the
drain electrode 43 is made larger, the resistance value r, which is the on resistance, becomes smaller. However, thedrain electrode 43 is formed of a semiconductor substance formed by a diffusion process as described above, the only way to make the cross-sectional area, or the width W′ of thedrain electrode 43 large, is to make thesemiconductor chip 1 larger. That is, in a semiconductor device of the past such as shown in FIG. 5, it is not possible to make the semiconductor chip itself small and obtain a sufficiently large on resistance. Thus, in a conventional semiconductor device, in the case in which the drain electrode and the source electrode are formed on one and the same surface and in which a drain electrode is formed in proximity to the gate electrode and source electrode, there was the problem of not being able to achieve a small enough overall size. - Accordingly, it is an object of the present invention to solve the above-noted problem in the prior art, by providing a compact, thin semiconductor device. It is a further object of the present invention to provide a method for manufacturing a semiconductor device featuring good productivity.
- In order to achieve the above-noted objects, the first aspect of the present invention is a semiconductor device comprising, a semiconductor chip having a first electrode on a main surface thereof, a second electrode made of a conductive resin electrode having a base portion in contact with a surface opposite to the main surface of the semiconductor chip, and a side portion extended from one end portion of the base portion in the direction toward the main surface of the semiconductor chip, and an end part of the side portion of the second electrode is provided over the main surface of the semiconductor chip.
- In the present invention, the second electrode has a bending part formed between the base portion and the side portion at a substantially right angle.
- In the present invention, the side portion of the second electrode is provided between a first insulating resin which seals at least the main surface of the semiconductor chip and a second insulating resin which seals surfaces other than the main surface of the semiconductor chip.
- In the present invention, the side portion of the second electrode is provided along one side surface of the semiconductor chip.
- The second aspect of the present invention is a method of manufacturing a semiconductor device comprising; a first step of forming a plurality of first electrodes10 (11, 12) on a main surface 0 a of a
semiconductor wafer 0, a second step of affixing thesemiconductor wafer 0 to afirst tape 29 so that thefirst electrodes 10 are facing up, a third step of dicing the semiconductor wafer 0 in one direction along A-A′ in FIG. 2(c), so as to form a plurality ofsemiconductor units 111 having a plurality ofsemiconductor chips 1, a forth step of expanding width offirst grooves 30 that are formed when the dicing in the third step is performed, a fifth step of orientating the plurality ofsemiconductor units 111 so thatsurfaces 1 a on which thefirst electrodes 10 are provided are facing up, and arranging the plurality ofsemiconductor units 111 on aflat sheet 31 so as to formsecond grooves 18, a sixth step of coveringsurfaces 1 a of thesemiconductor units 111 and burying thesecond groove 18 with aninsulating resin 14 and hardening theinsulating resin 14, a seventh step of affixing thesemiconductor units 111 to asecond tape 32 so that thefirst electrodes 10 are facing down, a eighth step of dicing the semiconductor formed in the sixth step in a direction parallel to thesecond groove 18, at substantially the center of saidsecond groove 18, so as to formthird grooves 33, a ninth step of covering the semiconductor formed in the eight step and burying thethird grooves 33 with aconductive resin 16, a tenth step of dicing the semiconductor formed in the ninth step along boundaries formed between theconductive resin 16 and theinsulating resin 14 so as to formsecond electrodes 13, a eleventh step of dicing the semiconductor formed in the tenth step in a direction perpendicular to the boundaries, so as to form a plurality ofsemiconductor devices 19 having thefirst electrode 10 and thesecond electrode 13, and forming forthgrooves 34 between thesemiconductor devices 19, a twelfth step of expanding the forthgrooves 34, a thirteenth step of covering thesemiconductor devices 19 formed in the eleventh step with aninsulating resin 15, and burying the forthgrooves 34 with theinsulating resin 15, and hardening theinsulating resin 15, and a fourteenth step of dicing to form separate semiconductor devices 4 having a prescribed number of thesemiconductor chips 1. - FIG. 1(a) and FIG. 1(b) are cross-section views of a semiconductor device according to the present invention, and FIG. 1(c) is a perspective view of a semiconductor device according to the present invention.
- FIGS.2(a) to (d) are drawings showing the manufacturing process steps for a semiconductor device according to the present invention.
- FIGS.3(a) to (f) are cross-section views showing the manufacturing processes for a semiconductor device according to the present invention, and FIG. 3(g) is a cross-section view of a semiconductor device according to the present invention.
- FIG. 4(a) is a drawing showing an another embodiment of the present invention, and FIG. 4(b) is a perspective view of the present invention in FIG. 4(a).
- FIG. 5 is a cross-section view showing a semiconductor device of a prior art.
- Embodiments of a semiconductor device and a method for manufacturing a semiconductor device according to the present invention are described in detail below, with reference made to relevant accompanying drawings. It will be understood, however, that the present invention is not restricted to the embodiments described herein, and can take on other various forms, within the spirit of the present invention.
- FIG. 1 is a cross-section view and a perspective view of a semiconductor device according to the present invention.
- FIG. 2 is a drawing showing the manufacturing process steps for a semiconductor device according to the present invention.
- FIG. 3 is a cross-section view showing the manufacturing processes for a semiconductor device according to the present invention.
- FIG. 4 is a cross-section view and a perspective view showing an another embodiment of the present invention.
- A semiconductor device according to the present invention is a discrete semiconductor device such as a transistor, a diode, or a vertical-type MOSFET or the like, which, as shown in FIG. 1(a), has two types of electrodes 10 (11, 12) having differing characteristics on a main surface of a
semiconductor chip 1, and a drain electrode 13 (collector electrode) which is a conductive resin electrode formed by abase portion 131 and aside portion 132. That is, the semiconductor device has adrain electrode 13 formed by abase portion 131 in contact with asurface 1 b on the opposite side from themain surface 1 a, and aside portion 132 formed by extension from one end of thebase portion 131 in the direction toward themain surface 1 a, thesurface 1 b of thesemiconductor chip 1 and the side surfaces of theside portion 132 of thedrain electrode 13 being sealed by insulatingresins electrodes 10 and the end part of theside portion 132 being aligned on thesame plane 1 a. That is, the extension direction of the end parts of the two types ofelectrodes 10 and the end part of theside portion 132 of thedrain electrode 13 are made the same direction, and side surfaces other than the plane onto which the end parts of the two types ofelectrodes 10 and the end part of thedrain electrode 13 made of a conductive resin are aligned are sealed with theinsulating resins electrodes 10 and the end part of thedrain electrode 13 can be said to be the extension direction for making connection to an external component outside the semiconductor device. - The
semiconductor wafer 0 is already diffused, and onto the main surface thereof are formed two types ofelectrodes 10. In the present invention, the two types ofelectrodes 10 are a gate electrode (base electrode) 11 and a source electrode (emitter electrode) 12, these being provided as metal bumps of gold or the like, for the purpose of connection between thesemiconductor chip 1 and an external component. The main surface as used herein is the surface of thesemiconductor chip 1 on which thegate electrode 11 and thesource electrode 12 are provided. - In the present invention, the
drain electrode 13 is a conductive resin electrode made from a conductive resin, formed by curing a copper paste or silver paste, which is thermally curable. Thebase portion 131 of thedrain electrode 13 is in contact with asurface 1 b on the opposite side from themain surface 1 a of thesemiconductor chip 1, on which theelectrodes 10 are formed. Theside portion 132 of thedrain electrode 13 makes contact with theinsulating resin 14 and is a continuation of one end part of thebase portion 131, extending in the direction of themain surface 1 a, substantially perpendicularly with respect to thebase portion 131. The phrase “continuation of one end part of thebase portion 131” herein refers to a bending of thebase portion 131 at a substantially right angle from one end of thebase portion 131. The phrase “continuation of one end part of thebase portion 131, extending in the direction of themain surface 1 a, substantially perpendicularly with respect to thebase portion 131” refers to formation of thebase portion 131 and theside portion 132 so as to make an approximate L-shape therebetween, theside portion 132 extending in the direction of the main surface of thesemiconductor chip 1, substantially being provided in parallel with one side surface of thesemiconductor chip 1. - The
insulating resins surface 1 b of thesemiconductor chip 1 and thedrain electrode 13. In other words, theinsulating resins electrode 10 and the end part of thedrain electrode 13 made of a conductive resin. For example, this is made of a highly conductive resin such as an epoxy resin or the like. Thesurface 1 b of thesemiconductor chip 1, as used herein, refers to the a surface other than a part in which thesemiconductor chip 1 is in contact with thedrain electrode 13, and thesurface 13 a of thedrain electrode 13, as used herein, refers to a surface other than a part at which thedrain electrode 13 is in contact with thesemiconductor chip 1. As described above, although a side surface other than a part in which thesemiconductor chip 1 is in contact with thedrain electrode 13 is sealed by theinsulating resins insulating resin 14 formed on thesemiconductor chip 1, so as to make it possible to make a connection between the ends of the two types ofelectrodes 10, and the end part of theside portion 132 of thedrain electrode 13 and an external component. That is, the end parts of the two types ofelectrodes 10, and the end part of theside portion 132 of thedrain electrode 13 are not covered by theinsulating resin 14. The end part of theside portion 132 of thedrain electrode 13, as used herein, refers to the end part of theside portion 132 formed continuously from thebase portion 131. - As described above, in a semiconductor device according to the present invention, the end parts of the two types of
electrodes 10 and the end part of theside portion 132 of thedrain electrode 13 are aligned on one and the same plane and, because it is possible on one and the same plane to make connection between thegate electrode 11 and thesource electrode 12, which are the two types ofelectrodes 10, and thedrain electrode 13 and an external component outside the semiconductor device, it is possible to achieve a small overall size and thinness. Thedrain electrode 13 is formed of a conductive resin, and because this resin has a resistivity that is smaller than a drain electrode of a semiconductor device of the past, even if the width W of theside portion 132 of theelectrode 13 in FIG. 1 is made small, it is possible to achieve an electrode with a sufficiently small resistance value, thereby enabling the achievement of a compact semiconductor device with a reduced resistance between electrodes. - Next, a method of manufacturing a semiconductor device such as shown in FIG. 1 is described below, with reference being made to FIG. 2 and FIG. 3. First, the manufacturing process of a
semiconductor chip 1 used in the present invention will be described, with reference made to FIG. 2. - First, a plurality of electrodes10 (
gate electrode 11 and source electrode 12), which are made of metal bumps, are formed on a diffused semiconductor wafer 0 (refer to the plan view of thesemiconductor wafer 0 shown in FIG. 2(a)). An enlarged perspective view of thesemiconductor wafer 0 of FIG. 2(a) is shown in FIG. 2(b). Agate electrode 11 and asource electrode 12 are provided at each prescribed location on thesemiconductor wafer 0, these two types ofelectrodes 10, consisting of agate electrode 11 and asource electrode 12, and a semiconductor chip 1 (obtained in a subsequent process step, refer to FIG. 3(g)) ultimately forming one device. - Next, dicing is done from the cross-section A-A′ of the
semiconductor wafer 0 shown in FIG. 2(b), so as to cut thesemiconductor wafer 0 in parallel in one direction only, thereby forming a plurality ofsemiconductor chips 111 arranged in parallel, via afirst groove 30 formed by the dicing. FIG. 2(c) shows a plan view of thesemiconductor wafer 0 in this process step. Then, expansion of thesemiconductor chip 111 is done in the direction of broadening thefirst groove 30, thereby broadening the mutual spacing B between the semiconductor chips 111 (refer to FIG. 2(d)). - Next, the manufacturing process of the present invention using the
semiconductor chip 1 obtained from the process steps shown in FIG. 2, will be described, with reference being made to FIG. 3. FIG. 3 is a cross-section view in the direction of arrow C in FIG. 2(d). First, thesemiconductor chips 111 obtained by the process shown in FIG. 2(d) are oriented so that the surface on which the two types ofelectrodes 10 are provided is facing up, and these are arranged on aflat sheet 31 so as to form themutual spacing 18 between thesemiconductor chips 111, after which an insulatingresin 14 is applied to thesemiconductor chip 1 and cured (refer to FIG. 3(a)). When this is done, the insulatingresin 14 is filled so that the end parts of the two types ofelectrodes 10 are exposed. - Next, the
semiconductor chip 1 is removed from theflat sheet 31, and thesemiconductor chip 111 is affixed to atape 32 so that the two type ofelectrodes 10 are facing down, and dicing is done from the upper surface (surface on the opposite side from the surface on which two types ofelectrodes 10 are provided) in parallel with thesecond groove 18 and at substantially the center between thesemiconductor chips 111 sealed by the insulatingresin 14, so as to form athird groove 33 between the insulating resin 14 (refer to FIG. 3(b)). Then, aconductive resin 16 is applied onto thesecond groove 33, the entire surface of thesemiconductor chip 111, and the insulating resin 14 (refer to FIG. 3(c)) - Then, dicing is done from the cutting plane D (boundary between the
conductive resin 16 and the insulating resin 14), and dicing is done between thesemiconductor chips 111 in a direction perpendicular to the cutting plane D, thereby forming a plurality ofsemiconductor devices 19 having at least onesemiconductor chips 1, two types ofelectrodes 10 and onedrain electrode 13 made of theconductive resin 16, withforth grooves 34 formed between the devices 19 (refer to FIG. 3(c) to FIG. 3(e)). Then, the overall device shown in FIG. 3(e) is expanded so as to expand theforth groove 34, after which insulatingresin 15 is filled into thethird groove 34 and onto thedrain electrode 13 and allowed to cure (refer to FIG. 3(f)). Finally, cutting is done (at the cutting plane E-E′) so as to include a prescribed number of devices, thereby resulting in a semiconductor device according to the present invention (refer to FIG. 3(g)). As shown above, in a method for manufacturing a semiconductor device according to the present invention, because it is possible to fabricate a large number of semiconductor devices using a plurality ofsemiconductor chips 1 obtained from thesemiconductor wafer 0, it is possible to improve productivity. From the above, it is possible to reduce the cost of manufacturing a semiconductor device. - The semiconductor device manufactured by the process steps illustrated in FIG. 2 and FIG. 3 is shown in FIG. 1 (b) and FIG. 1(c). FIG. 1(b) is a cross-section view showing the same type of semiconductor device as FIG. 2(g), and FIG. 1(c) is a perspective view of the semiconductor device. The semiconductor device of the present invention obtained by the above-noted manufacturing processes has a long side X, a short side Y, and a height Z that are one to three times the long side X′, the short side Y′, and the height Z′ of the semiconductor chip. Because of this, it is possible to obtain a semiconductor device that is more compact than a conventional semiconductor device.
- In the processes shown in FIG. 2 and FIG. 3, by cutting the
device 19 that includes onesemiconductor chip 1, each device includes onegate electrode 11, onesource electrode 12, and onedrain electrode 13. As shown in FIG. 4(a), by cutting the semiconductor device along the cutting plane F, it is possible to obtain asemiconductor device 41 that includes a plurality of devices 4. While FIG. 4(b) shows the example of a unit in which thesemiconductor chips 1 are arranged in a line, there is no restriction to arrangement of thesemiconductor chips 1, and by changing the position of the cutting plane F, it is possible to achieve an arrangement configuration suitable to the application. Thus, by changing the number ofsemiconductor chips 1 including in one unit and the arrangement configuration thereof to suit requirements, it is possible to fabricate a semiconductor device having a desired number of semiconductor chips and desired unit configuration, thereby enabling the achievement of a semiconductor device having a configuration that is optimized for an application. - According to the present invention as noted above, it is possible to make a connection between the two types of electrodes and the conductive resin electrode and external components outside the device on one surface, thereby enabling the achievement of a small overall semiconductor device size. The conductive resin electrode is made of a conductive resin, which has a resistivity that is lower than that of the drain electrode of a conventional semiconductor device, so that even if the width of the side portion of the electrode is small, it is possible to achieve an electrode with a sufficiently small resistance value, thereby enabling the achievement of a compact semiconductor device with a reduced resistance between electrodes.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/961,317 US6400017B2 (en) | 1999-02-18 | 2001-09-25 | Semiconductor device and method for manufacturing same |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11-39986 | 1999-02-18 | ||
JP11039986A JP3033576B1 (en) | 1999-02-18 | 1999-02-18 | Semiconductor device and method of manufacturing semiconductor device |
JP39986/1999 | 1999-02-18 | ||
US09/506,005 US6323061B1 (en) | 1999-02-18 | 2000-02-17 | Method for manufacturing a semiconductor device |
US09/961,317 US6400017B2 (en) | 1999-02-18 | 2001-09-25 | Semiconductor device and method for manufacturing same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/506,005 Division US6323061B1 (en) | 1999-02-18 | 2000-02-17 | Method for manufacturing a semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020011667A1 true US20020011667A1 (en) | 2002-01-31 |
US6400017B2 US6400017B2 (en) | 2002-06-04 |
Family
ID=12568276
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/506,005 Expired - Lifetime US6323061B1 (en) | 1999-02-18 | 2000-02-17 | Method for manufacturing a semiconductor device |
US09/961,317 Expired - Fee Related US6400017B2 (en) | 1999-02-18 | 2001-09-25 | Semiconductor device and method for manufacturing same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/506,005 Expired - Lifetime US6323061B1 (en) | 1999-02-18 | 2000-02-17 | Method for manufacturing a semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (2) | US6323061B1 (en) |
JP (1) | JP3033576B1 (en) |
TW (1) | TW451502B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005078789A1 (en) * | 2004-01-13 | 2005-08-25 | Infineon Technologies Ag | Chip-sized filp-chip semiconductor package and method for making the same |
WO2006013197A1 (en) * | 2004-08-03 | 2006-02-09 | United Monolithic Semiconductors S.A.S. | Surface-mounted microwave miniature package and method for making same |
EP3667708A1 (en) * | 2003-09-18 | 2020-06-17 | Cree, Inc. | Method for encapsulating light emitting diodes |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7288069B2 (en) * | 2000-02-07 | 2007-10-30 | Kabushiki Kaisha Toshiba | Ultrasonic probe and method of manufacturing the same |
US6396138B1 (en) * | 2000-02-15 | 2002-05-28 | International Rectifier Corporation | Chip array with two-sided cooling |
DE10149689A1 (en) * | 2001-10-09 | 2003-04-10 | Philips Corp Intellectual Pty | Electrical/electronic component has lateral, rear cover materials at least partly of electrically conductive material and/or of electrically conductive material in layers but in connected manner |
JP3791485B2 (en) * | 2002-06-04 | 2006-06-28 | 株式会社村田製作所 | Tuning fork vibrator, vibration gyro using the same, electronic device using the same, and method for manufacturing tuning fork vibrator |
KR100738730B1 (en) | 2005-03-16 | 2007-07-12 | 야마하 가부시키가이샤 | Semiconductor device production method and semiconductor |
JP4497112B2 (en) * | 2005-05-18 | 2010-07-07 | ヤマハ株式会社 | Manufacturing method of semiconductor device |
US9159888B2 (en) | 2007-01-22 | 2015-10-13 | Cree, Inc. | Wafer level phosphor coating method and devices fabricated utilizing method |
JP2008235837A (en) * | 2007-03-23 | 2008-10-02 | Matsushita Electric Ind Co Ltd | Semiconductor device, and manufacturing method therefor |
US9041285B2 (en) | 2007-12-14 | 2015-05-26 | Cree, Inc. | Phosphor distribution in LED lamps using centrifugal force |
US8878219B2 (en) | 2008-01-11 | 2014-11-04 | Cree, Inc. | Flip-chip phosphor coating method and devices fabricated utilizing method |
US10546846B2 (en) | 2010-07-23 | 2020-01-28 | Cree, Inc. | Light transmission control for masking appearance of solid state light sources |
US8884420B1 (en) * | 2013-07-12 | 2014-11-11 | Infineon Technologies Austria Ag | Multichip device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3404446B2 (en) * | 1996-04-24 | 2003-05-06 | シャープ株式会社 | Tape carrier package and liquid crystal display device provided with the tape carrier package |
JP3191729B2 (en) * | 1997-07-03 | 2001-07-23 | 日本電気株式会社 | Optical semiconductor module and manufacturing method thereof |
US6184109B1 (en) * | 1997-07-23 | 2001-02-06 | Kabushiki Kaisha Toshiba | Method of dividing a wafer and method of manufacturing a semiconductor device |
-
1999
- 1999-02-18 JP JP11039986A patent/JP3033576B1/en not_active Expired - Fee Related
-
2000
- 2000-02-16 TW TW089102758A patent/TW451502B/en not_active IP Right Cessation
- 2000-02-17 US US09/506,005 patent/US6323061B1/en not_active Expired - Lifetime
-
2001
- 2001-09-25 US US09/961,317 patent/US6400017B2/en not_active Expired - Fee Related
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3667708A1 (en) * | 2003-09-18 | 2020-06-17 | Cree, Inc. | Method for encapsulating light emitting diodes |
WO2005078789A1 (en) * | 2004-01-13 | 2005-08-25 | Infineon Technologies Ag | Chip-sized filp-chip semiconductor package and method for making the same |
US20070029666A1 (en) * | 2004-01-13 | 2007-02-08 | Koh Hoo Goh | Chip-Sized Flip-Chip Semiconductor Package and Method for Making the Same |
US7615410B2 (en) * | 2004-01-13 | 2009-11-10 | Infineon Technologies Ag | Chip-sized flip-chip semiconductor package and method for making the same |
WO2006013197A1 (en) * | 2004-08-03 | 2006-02-09 | United Monolithic Semiconductors S.A.S. | Surface-mounted microwave miniature package and method for making same |
Also Published As
Publication number | Publication date |
---|---|
JP2000243728A (en) | 2000-09-08 |
JP3033576B1 (en) | 2000-04-17 |
US6400017B2 (en) | 2002-06-04 |
TW451502B (en) | 2001-08-21 |
US6323061B1 (en) | 2001-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6400017B2 (en) | Semiconductor device and method for manufacturing same | |
US9536800B2 (en) | Packaged semiconductor devices and methods of manufacturing | |
US7812464B2 (en) | Semiconductor device and a method of manufacturing for high output MOSFET | |
US6566164B1 (en) | Exposed copper strap in a semiconductor package | |
US5302849A (en) | Plastic and grid array semiconductor device and method for making the same | |
KR100366735B1 (en) | Manufacturing Method of Semiconductor Device | |
KR100324333B1 (en) | Stacked package and fabricating method thereof | |
KR100280762B1 (en) | Thermally Reinforced Semiconductor Devices Having Exposed Backsides and Methods of Manufacturing the Same | |
US7166496B1 (en) | Method of making a packaged semiconductor device | |
US6744124B1 (en) | Semiconductor die package including cup-shaped leadframe | |
US20100261316A1 (en) | Semiconductor device with surface mounting terminals | |
US7345357B2 (en) | High density chip scale leadframe package and method of manufacturing the package | |
US7365424B2 (en) | Microelectronic component assemblies with recessed wire bonds and methods of making same | |
US20100193922A1 (en) | Semiconductor chip package | |
JP2009170932A (en) | Semiconductor device | |
US10283409B2 (en) | Integrated clip and lead and method of making a circuit | |
US7425470B2 (en) | Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths | |
CN101796634A (en) | Subassembly that includes a power semiconductor die and a heat sink having an exposed surface portion thereof | |
US20210005536A1 (en) | Semiconductor Package and Method of Manufacturing a Semiconductor Package | |
JP2988589B2 (en) | Semiconductor device for surface mounting suitable for relatively high voltage and method of manufacturing the same | |
JP4450800B2 (en) | Manufacturing method of semiconductor device | |
US20230378117A1 (en) | Semiconductor apparatus and method for manufacturing semiconductor apparatus | |
US20210143087A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
KR200159861Y1 (en) | Semiconductor package | |
JP3925280B2 (en) | Manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295 Effective date: 20021101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025486/0592 Effective date: 20100401 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140604 |