US20010043503A1 - Method and circuit configuration for read-write mode control of a synchronous memory - Google Patents
Method and circuit configuration for read-write mode control of a synchronous memory Download PDFInfo
- Publication number
- US20010043503A1 US20010043503A1 US09/773,222 US77322201A US2001043503A1 US 20010043503 A1 US20010043503 A1 US 20010043503A1 US 77322201 A US77322201 A US 77322201A US 2001043503 A1 US2001043503 A1 US 2001043503A1
- Authority
- US
- United States
- Prior art keywords
- read
- auto
- write
- precharging
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 59
- 230000015654 memory Effects 0.000 title claims abstract description 56
- 230000001360 synchronised effect Effects 0.000 title claims description 31
- 238000010586 diagram Methods 0.000 description 7
- 239000012190 activator Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000010187 selection method Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Definitions
- the invention relates to a method and a circuit configuration for read-write mode control of a synchronous memory, especially a dynamic SDRAM or SGRAM, by using auto-precharging.
- a memory controller In synchronous memories, the times between applying control commands are decisive for their operation.
- a memory controller has a waiting time of one to a number of clock cycles, the so-called no-operations (NOPs) until it can send the next write or read instruction to the control inputs of the memory from the outside.
- NOPs no-operations
- a method for read-write mode control of synchronous memories including synchronous dynamic random access memories (SDRAMs) and synchronous graphics random access memories (SGRAMs).
- SDRAMs synchronous dynamic random access memories
- SGRAMs synchronous graphics random access memories
- the method achieving the object is characterized in that the signal paths for the auto-precharging during reading and writing are run separately in the memory.
- the internal propagation times of the auto-precharging process for writing and for reading are configured differently in order to supply the auto-precharge as early as possible to the memory cells during the reading process.
- the resultant advantage is that waiting times between the instruction sequences are only accepted where they are absolutely necessary due to the internal propagation times in the memory chip. That is to say, the method and the circuit configuration set up for carrying out the method lead to shorter waiting times between the instructions applied to the memory chip from the outside in the read case compared with the write case due to the shorter internal propagation times during reading.
- the method according to the invention is applied in synchronous dynamic memories such as DRAMs or SGRAMs which are combined in a memory bank/row/word line.
- synchronous dynamic memory banks there is the possibility of automatically closing, after a write or read access, the memory bank in which the access took place. This is done by a read or write access with auto-precharging which automatically closes again the bank/row/word line after the read or write access.
- this internal auto-precharge instruction is always executed after a fixed time after the read or write instruction.
- a circuit configuration for read-write mode control of a synchronous memory including synchronous dynamic random access memories (SDRAMs) and synchronous graphics random access memories (SGRAMs).
- the circuit configuration includes a first circuit part for conducting and generating a first auto-precharging signal for a reading process, a second circuit part for conducting and generating a second auto-precharging signal for a writing process, and a multiplexer connected to the first circuit part and the second circuit part.
- the multiplexer combines the first auto-precharging signal and the second auto-precharging signal, which were generated and conducted separately, in temporally separated positions for supplying an auto-precharge signal to a memory cell without wait cycles during the reading process.
- a memory controller for inserting the wait cycles between a write instruction signal and an associated write activate signal during the writing process is provided.
- the memory controller is connected to the first circuit part and to the second circuit part.
- FIG. 1A is a pulse timing diagram for illustrating a time between reading with auto-precharging up to an associated activate instruction, provided in accordance with the method according to the invention
- FIG. 1B is a pulse timing diagram, a time between a write process with auto-precharging and the associated activator signal
- FIG. 2 is a block diagram of a preferred exemplary embodiment of a circuit configuration set up for carrying out the method, which can be integrated in an SDRAM or SGRAM;
- FIG. 3 is a timing diagram for explaining the read-write mode control with auto-precharging used in the prior art.
- FIG. 3 there is shown a timing diagram for explaining a memory read/write selection method for known SDRAMs or SGRAMs with auto-precharging.
- a write signal WRA or a read signal RDA (“Write with auto-precharging” or “Read with auto-precharging”) is present at a memory chip at time to.
- WRA or the read siganl RDA In each case two NOPs are kept until an activate signal ACT is input to the memory chip on a signal line RAS. This results in a defined waiting time of three clock cycles (cycles of a clock signal CLK).
- a waiting time tWRA/RDA defined for writing and reading with auto-precharging in FIG. 3 and described above is due to the delay occurring until the information to be written has reached the memory cell.
- the waiting time tWRA/A is only required in the write case but not in the read case.
- the signal paths for the auto-precharging during reading and writing are run separately in the memory, in which the internal propagation times of the auto-precharging process for writing and for reading are configured differently.
- FIG. 1A A timing diagram for explaining the method according to the invention is shown in FIG. 1A.
- no wait cycles (NOP) are inserted between the read instruction signal RDA with auto-precharging (the signal line CAS) and the associated activate signal ACT on the signal line RAS during a read process.
- NOP wait cycles
- the write case shown in FIG. 1 b is controlled via the write signal path run separately from the read signal path in accordance with the invention. Exactly as in the case of the read-write mode control of known SDRAMs or SGPAMs shown in FIG. 3 and explained above, a number of wait cycles (e.g. two clock cycles of the clock CLK) are placed between the write instruction signal WRA and in each case the associated activate signal ACT in the write case.
- a number of wait cycles e.g. two clock cycles of the clock CLK
- FIG. 2 shows an exemplary embodiment according to the invention of a circuit configuration set up for carrying out the method according to the invention.
- a read signal RD and a control signal CONTROL are present at a first circuit part 1 for conducting and generating an auto-precharging signal for the read process. From this, the first circuit part 1 generates a signal bAUTOPRE_RD according to the invention without interposed wait cycles NOP.
- the signal bAUTOPRE_RD is present at a multiplexer 3 .
- a second circuit part 2 is used for conducting and generating the auto-precharging signal for the write process and, supplied with the control signal CONTROL, generates from a write signal WR a write signal bAUTOPRE_WR which is also present at the multiplexer 3 .
- These two signals which are separately conducted and generated, are supplied as an auto-precharging signal bAUTOPRE to the respective memory cells by the multiplexer 3 controlled by the write signal WR. It must also be mentioned that the signals RD, WR and CONTROL are generated by a memory controller 4 .
- the bank/row/word line in which a write or read access took place is automatically closed by a read or write access with auto-precharging.
- the auto-precharging instruction is always executed a fixed time after the read or write instruction in conventional SDRAMs, a distinction is made between the read and write process in the concept according to the invention so that the memory bank/row/word line can be closed again more quickly after a read access and, as a result, unnecessary losses in performance are avoided.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
A read-write mode control method is described in which a waiting time during a reading process can be shortened by conducting a read instruction with auto-precharging in a first circuit part. The first circuit part is separate from a second circuit part used for conducting the write instruction, since a memory controller does not need to insert any wait cycles between a write instruction and an associated activate signal.
Description
- 1. Field of the Invention
- The invention relates to a method and a circuit configuration for read-write mode control of a synchronous memory, especially a dynamic SDRAM or SGRAM, by using auto-precharging.
- In synchronous memories, the times between applying control commands are decisive for their operation. Within certain instruction sequences, a memory controller has a waiting time of one to a number of clock cycles, the so-called no-operations (NOPs) until it can send the next write or read instruction to the control inputs of the memory from the outside. These waiting times are due to internal propagation times in the memory chip.
- In the read-write mode control of synchronous memories hitherto used, the internal propagation times were identical for the write process and the read process during the auto-precharging. This leads to a certain number of wait clock cycles, the so-called NOPs being required in the instruction sequence applied to the memory from the outside which, as mentioned, were identical for the write and read case in the known synchronous memory chips.
- The consequence is that waiting times between the instructions are also used where they are not absolutely necessary due to shorter internal propagation times in the memory chip.
- It is accordingly an object of the invention to provide a method and a circuit configuration for read-write mode control of a synchronous memory which overcome the above-mentioned disadvantages of the prior art methods and devices of this general type, in which the number of clock cycles for a special instruction sequence for driving an SDRAM or SGRAM are reduced and thus the reading process is shortened, that is to say the memory chip is faster.
- With the foregoing and other objects in view there is provided, in accordance with the invention, a method for read-write mode control of synchronous memories, including synchronous dynamic random access memories (SDRAMs) and synchronous graphics random access memories (SGRAMs). The method includes the steps of:
- providing a synchronous memory having separate signal paths running in the synchronous memory for auto-precharging for a reading process and for the auto-precharging for a writing process; and
- setting an internal propagation time of an auto-precharging process for the writing process different than the internal propagation time for the reading process so that the auto-precharging is supplied as early as possible to a memory cell in a read operation.
- According to the invention, the method achieving the object is characterized in that the signal paths for the auto-precharging during reading and writing are run separately in the memory. The internal propagation times of the auto-precharging process for writing and for reading are configured differently in order to supply the auto-precharge as early as possible to the memory cells during the reading process.
- According to the invention, measures are thus taken for optimizing the internal propagation times of the memory chip to the extent that the auto-precharging takes place as early as possible for the read case. This shortens the waiting time, for the read case compared with the waiting time for the write case.
- The resultant advantage is that waiting times between the instruction sequences are only accepted where they are absolutely necessary due to the internal propagation times in the memory chip. That is to say, the method and the circuit configuration set up for carrying out the method lead to shorter waiting times between the instructions applied to the memory chip from the outside in the read case compared with the write case due to the shorter internal propagation times during reading.
- The method according to the invention is applied in synchronous dynamic memories such as DRAMs or SGRAMs which are combined in a memory bank/row/word line. In such synchronous dynamic memory banks, there is the possibility of automatically closing, after a write or read access, the memory bank in which the access took place. This is done by a read or write access with auto-precharging which automatically closes again the bank/row/word line after the read or write access. In conventional SDRAMs, this internal auto-precharge instruction is always executed after a fixed time after the read or write instruction.
- In the case of SDRAMs or SGRAMs based on double data rate (DDR), this known concept can no longer be used since otherwise unnecessary losses in functionality would be the consequence (this would result in two clock cycles of additional waiting time in the read case). The read-write mode control method according to the invention, which distinguishes between read processes and write processes, thus offers the advantage of accelerating the automatic closing process of the bank for such memory banks/rows/word lines.
- In accordance with an added mode of the invention, there is the step of providing no wait cycles between a read instruction and an associated activate signal during the read operation.
- In accordance with an additional mode of the invention, there is the step of providing a number of wait cycles between a write instruction and an activate signal during a write operation.
- In accordance with another mode of operation of the invention, there is the step of automatically closing a memory bank containing a number of synchronous memories in which a read-write access took place, by a read instruction with an earliest possible auto-precharge.
- With the foregoing and other objects in view there is provided, in accordance with the invention, a circuit configuration for read-write mode control of a synchronous memory, including synchronous dynamic random access memories (SDRAMs) and synchronous graphics random access memories (SGRAMs). The circuit configuration includes a first circuit part for conducting and generating a first auto-precharging signal for a reading process, a second circuit part for conducting and generating a second auto-precharging signal for a writing process, and a multiplexer connected to the first circuit part and the second circuit part. The multiplexer combines the first auto-precharging signal and the second auto-precharging signal, which were generated and conducted separately, in temporally separated positions for supplying an auto-precharge signal to a memory cell without wait cycles during the reading process.
- In accordance with a concomitant feature of the invention, a memory controller for inserting the wait cycles between a write instruction signal and an associated write activate signal during the writing process is provided. The memory controller is connected to the first circuit part and to the second circuit part.
- Other features which are considered as characteristic for the invention are set forth in the appended claims.
- Although the invention is illustrated and described herein as embodied in a method and a circuit configuration for read-write mode control of a synchronous memory, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
- The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
- FIG. 1A is a pulse timing diagram for illustrating a time between reading with auto-precharging up to an associated activate instruction, provided in accordance with the method according to the invention;
- FIG. 1B is a pulse timing diagram, a time between a write process with auto-precharging and the associated activator signal;
- FIG. 2 is a block diagram of a preferred exemplary embodiment of a circuit configuration set up for carrying out the method, which can be integrated in an SDRAM or SGRAM; and
- FIG. 3 is a timing diagram for explaining the read-write mode control with auto-precharging used in the prior art.
- In all the figures of the drawing, sub-features and integral parts that correspond to one another bear the same reference symbol in each case. Referring now to the figures of the drawing in detail and first, particularly, to FIG. 3 thereof, there is shown a timing diagram for explaining a memory read/write selection method for known SDRAMs or SGRAMs with auto-precharging. On a signal line CAS, a write signal WRA or a read signal RDA (“Write with auto-precharging” or “Read with auto-precharging”) is present at a memory chip at time to. Following the write signal WRA or the read siganl RDA, in each case two NOPs are kept until an activate signal ACT is input to the memory chip on a signal line RAS. This results in a defined waiting time of three clock cycles (cycles of a clock signal CLK).
- A waiting time tWRA/RDA defined for writing and reading with auto-precharging in FIG. 3 and described above is due to the delay occurring until the information to be written has reached the memory cell. However, the waiting time tWRA/A is only required in the write case but not in the read case.
- In the method according to the invention for read-write mode control of the synchronous memory, especially a synchronous dynamic random access memory (SDRAM) or a synchronous graphics random access memory (SGRAM), using auto-precharging, the signal paths for the auto-precharging during reading and writing are run separately in the memory, in which the internal propagation times of the auto-precharging process for writing and for reading are configured differently.
- A timing diagram for explaining the method according to the invention is shown in FIG. 1A. In the timing diagram no wait cycles (NOP) are inserted between the read instruction signal RDA with auto-precharging (the signal line CAS) and the associated activate signal ACT on the signal line RAS during a read process. As a result, shorter waiting times are produced between the read instructions applied to the memory chip by a memory controller and the associated activate signals, compared with the write case shown in FIG. 1 b.
- The write case shown in FIG. 1 b is controlled via the write signal path run separately from the read signal path in accordance with the invention. Exactly as in the case of the read-write mode control of known SDRAMs or SGPAMs shown in FIG. 3 and explained above, a number of wait cycles (e.g. two clock cycles of the clock CLK) are placed between the write instruction signal WRA and in each case the associated activate signal ACT in the write case.
- FIG. 2 shows an exemplary embodiment according to the invention of a circuit configuration set up for carrying out the method according to the invention. A read signal RD and a control signal CONTROL are present at a
first circuit part 1 for conducting and generating an auto-precharging signal for the read process. From this, thefirst circuit part 1 generates a signal bAUTOPRE_RD according to the invention without interposed wait cycles NOP. The signal bAUTOPRE_RD is present at amultiplexer 3. - A
second circuit part 2 is used for conducting and generating the auto-precharging signal for the write process and, supplied with the control signal CONTROL, generates from a write signal WR a write signal bAUTOPRE_WR which is also present at themultiplexer 3. These two signals which are separately conducted and generated, are supplied as an auto-precharging signal bAUTOPRE to the respective memory cells by themultiplexer 3 controlled by the write signal WR. It must also be mentioned that the signals RD, WR and CONTROL are generated by amemory controller 4. - The additional circuit components and signal lines needed for separating the read path and the write path during the auto-precharging process in the circuit for carrying out the read-write mode control method according to the invention in the circuit configuration shown in FIG. 2, only have small space requirement and, therefore, can be easily integrated in the memory chip.
- When the read-write mode control method according to the invention is used, in synchronous dynamic memories which are connected to a memory bank/row/word line, the bank/row/word line in which a write or read access took place is automatically closed by a read or write access with auto-precharging. Whereas the auto-precharging instruction is always executed a fixed time after the read or write instruction in conventional SDRAMs, a distinction is made between the read and write process in the concept according to the invention so that the memory bank/row/word line can be closed again more quickly after a read access and, as a result, unnecessary losses in performance are avoided.
Claims (6)
1. A method for read-write mode control of synchronous memories, including synchronous dynamic random access memories (SDRAMs) and synchronous graphics random access memories (SGRAMs), which comprises the steps of:
providing a synchronous memory having separate signal paths running in the synchronous memory for auto-precharging for a reading process and for the auto-precharging for a writing process; and
setting an internal propagation time of an auto-precharging process for the writing process different than the internal propagation time for the reading process so that the auto-precharging is supplied as early as possible to a memory cell in a read operation.
2. The method for read-write mode control according to , which comprises providing no wait cycles between a read instruction and an associated activate signal during the read operation.
claim 1
3. The method for read-write mode control according to , which comprises providing a number of wait cycles between a write instruction and an activate signal during a write operation.
claim 1
4. The method for read-write mode control according to , which comprises automatically closing a memory bank containing a number of synchronous memories in which a read-write access took place, by a read instruction with an earliest possible auto-precharge.
claim 1
5. A circuit configuration for read-write mode control of a synchronous memory, including synchronous dynamic random access memories (SDRAMs) and synchronous graphics random access memories (SGRAMs), the circuit configuration comprising:
a first circuit part for conducting and generating a first auto-precharging signal for a reading process;
a second circuit part for conducting and generating a second auto-precharging signal for a writing process; and
a multiplexer connected to said first circuit part and said second circuit part, said multiplexer combining the first auto-precharging signal and the second auto-precharging signal which were generated and conducted separately, in temporally separated positions for supplying an auto-precharge signal to a memory cell without wait cycles during the reading process.
6. The circuit configuration according to , including a memory controller for inserting the wait cycles between a write instruction signal and an associated write activate signal during the writing process, said memory controller connected to said first circuit part and to said second circuit part.
claim 5
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE10004110 | 2000-01-31 | ||
| DE10004110A DE10004110B4 (en) | 2000-01-31 | 2000-01-31 | Method and circuit arrangement for read / write control of a synchronous memory |
| DE10004110.8-53 | 2000-01-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20010043503A1 true US20010043503A1 (en) | 2001-11-22 |
| US6359832B2 US6359832B2 (en) | 2002-03-19 |
Family
ID=7629302
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/773,222 Expired - Lifetime US6359832B2 (en) | 2000-01-31 | 2001-01-31 | Method and circuit configuration for read-write mode control of a synchronous memory |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6359832B2 (en) |
| DE (1) | DE10004110B4 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102073604A (en) * | 2010-11-17 | 2011-05-25 | 中兴通讯股份有限公司 | Method, device and system for controlling read and write of synchronous dynamic memory |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW561491B (en) * | 2001-06-29 | 2003-11-11 | Toshiba Corp | Semiconductor memory device |
| KR100518543B1 (en) * | 2002-12-04 | 2005-10-04 | 삼성전자주식회사 | Precharge control circuit controlling precharge circuit, semiconductor memory device comprising the precharge control circuit, and method of generating precharge control signal |
| DE102004020576B4 (en) * | 2004-04-27 | 2007-03-15 | Infineon Technologies Ag | Data processing device with switchable charge neutrality and method for operating a dual-rail circuit component |
| KR100746620B1 (en) * | 2006-06-29 | 2007-08-08 | 주식회사 하이닉스반도체 | Auto precharge signal generation circuit |
| CN105302748A (en) * | 2015-11-03 | 2016-02-03 | 广州周立功单片机科技有限公司 | SDRAM control method and system |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5600605A (en) * | 1995-06-07 | 1997-02-04 | Micron Technology, Inc. | Auto-activate on synchronous dynamic random access memory |
| US5802581A (en) * | 1995-12-22 | 1998-09-01 | Cirrus Logic, Inc. | SDRAM memory controller with multiple arbitration points during a memory cycle |
| JP3843145B2 (en) * | 1995-12-25 | 2006-11-08 | 株式会社ルネサステクノロジ | Synchronous semiconductor memory device |
| US5587961A (en) * | 1996-02-16 | 1996-12-24 | Micron Technology, Inc. | Synchronous memory allowing early read command in write to read transitions |
-
2000
- 2000-01-31 DE DE10004110A patent/DE10004110B4/en not_active Expired - Fee Related
-
2001
- 2001-01-31 US US09/773,222 patent/US6359832B2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102073604A (en) * | 2010-11-17 | 2011-05-25 | 中兴通讯股份有限公司 | Method, device and system for controlling read and write of synchronous dynamic memory |
Also Published As
| Publication number | Publication date |
|---|---|
| US6359832B2 (en) | 2002-03-19 |
| DE10004110A1 (en) | 2001-08-09 |
| DE10004110B4 (en) | 2005-12-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100232322B1 (en) | Synchronous semiconductor memory device | |
| US5724288A (en) | Data communication for memory | |
| US6233192B1 (en) | Semiconductor memory device | |
| KR100321816B1 (en) | Semiconductor memory | |
| US6014340A (en) | Synchronous semiconductor memory device having internal circuitry enabled only when commands are applied in normal sequence | |
| US5999481A (en) | Method and apparatus for controlling the operation of an integrated circuit responsive to out-of-synchronism control signals | |
| KR100719377B1 (en) | Semiconductor memory device that reads data patterns | |
| KR100382017B1 (en) | Fast cycle ram and data reading method thereof | |
| US20030151965A1 (en) | Refresh initiated precharge technique for dynamic random access memory arrays using look-ahead refresh | |
| GB2304434A (en) | Automatic bit line precharge circuit and method | |
| US6166993A (en) | Synchronous semiconductor memory device | |
| KR100200763B1 (en) | Column Select Line Enable Circuit of Semiconductor Memory Device | |
| US6552959B2 (en) | Semiconductor memory device operable for both of CAS latencies of one and more than one | |
| KR100473747B1 (en) | Semiconductor memory device that operates in synchronization with a clock signal | |
| US6359832B2 (en) | Method and circuit configuration for read-write mode control of a synchronous memory | |
| KR100419270B1 (en) | Semiconductor memory | |
| US6356507B1 (en) | Synchronous DRAM using column operation sychronous pulses which are different between read and write | |
| US7180822B2 (en) | Semiconductor memory device without decreasing performance thereof even if refresh operation or word line changing operation occur during burst operation | |
| US6973000B2 (en) | Synchronous semiconductor memory device of fast random cycle system and test method thereof | |
| JPH10208468A (en) | Semiconductor storage device and synchronous semiconductor storage device | |
| US6961830B2 (en) | Semiconductor memory device with fast masking process in burst write mode | |
| US6108248A (en) | Column address strobe signal generator for synchronous dynamic random access memory | |
| US7308622B2 (en) | Integrated memory and method for testing the memory | |
| US6385104B2 (en) | Semiconductor memory device having a test mode decision circuit | |
| US6877064B2 (en) | Triggering of IO equilibrating ending signal with firing of column access signal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| AS | Assignment |
Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023828/0001 Effective date: 20060425 |
|
| FPAY | Fee payment |
Year of fee payment: 12 |
|
| AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
|
| AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036539/0196 Effective date: 20150708 |