+

US20010035566A1 - Semiconductor device and process for producing the same - Google Patents

Semiconductor device and process for producing the same Download PDF

Info

Publication number
US20010035566A1
US20010035566A1 US09/879,087 US87908701A US2001035566A1 US 20010035566 A1 US20010035566 A1 US 20010035566A1 US 87908701 A US87908701 A US 87908701A US 2001035566 A1 US2001035566 A1 US 2001035566A1
Authority
US
United States
Prior art keywords
substrate
bumps
semiconductor device
tape
groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/879,087
Inventor
Takehiro Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=16749544&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US20010035566(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by NEC Corp filed Critical NEC Corp
Priority to US09/879,087 priority Critical patent/US20010035566A1/en
Publication of US20010035566A1 publication Critical patent/US20010035566A1/en
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0613Square or rectangular array
    • H01L2224/06131Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/81201Compression bonding
    • H01L2224/81203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83194Lateral distribution of the layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01087Francium [Fr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15151Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20108Temperature range 300 C=<T<350 C, 573.15K =<T< 623.15K

Definitions

  • the present invention relates to a semiconductor device having a semiconductor chip, and a process for producing the same, and in particular to a semiconductor device having a structure wherein a groove or holes are made in a substrate on which bumps for electrical connection from its back surface are formed, i.e., a substrate for bumps, and/or in an adhesive for bonding the substrate for the bumps to a semiconductor chip, and a process for producing the same.
  • FIG. 1A is a plan view illustrating a structure of a semiconductor device in a prior art
  • FIG. 1B is a cross section taken on F-F line of FIG. 1A.
  • Electrodes 300 a are formed at the external terminal side of the tape 400 , and electrodes 300 b are formed at the side of the semiconductor chip 700 thereof. Each of the electrodes 300 a is connected to each of the electrodes 300 b through a wiring circuit arranged inside the tape 400 .
  • Electrodes 300 c are formed at the tape 400 side of the semiconductor chip 700 .
  • the electrodes 300 b are connected to the electrodes 300 c through bumps 500 .
  • An adhesive agent 600 is injected into the region between the semiconductor chip 700 and the tape 400 after the connection of the electrodes through the bumps 500 .
  • Solder balls 200 are formed on the electrodes 300 a of the tape 400 .
  • This semiconductor device is mounted on a substrate (not shown) through the solder balls 200 .
  • the area where the solder balls are mounted becomes large if the number of the solder bumps, which are external terminals, increases. Therefore, if the semiconductor device is mounted on the substrate and subsequently stress is generated by a change in temperature, there arises a problem that the solder balls 200 subjected to the stress are broken so as to become open inferiority.
  • Such stress is generated by the difference in the thermal expansion coefficients between the semiconductor device and the substrate on which the semiconductor device is mounted.
  • the change in temperature is generated by the operation of the semiconductor device so that its temperature rises, the semiconductor device and the substrate expand.
  • the semiconductor and the substrate contract.
  • the thermal expansion coefficients of the substrate and the semiconductor device are different from each other, the degrees of the expansion and contraction are different.
  • the substrate expands and contracts more greatly than the semiconductor device.
  • FIG. 2 is a cross section illustrating a structure of a semiconductor device, in the prior art, disclosed in the Japanese Patent Application Laid-Open No. Hei 8-55875.
  • FIG. 3 is a plan view illustrating a mounting structure of a semiconductor chip and a package substrate in the semiconductor device illustrated in FIG. 2.
  • a package substrate 410 which is a substrate for bumps and on which a semiconductor chip 710 is mounted, is divided into 4 pieces.
  • the semiconductor chip 710 is mounted on a module substrate 800 through the package substrates 410 .
  • the whole of the semiconductor chip 710 including bump electrodes 510 , is packaged and fixed by means of a molding resin 610 .
  • the four package substrates 410 and the module substrate 800 are connected to each other through bump electrodes 210 .
  • the package substrate, on which the semiconductor chip 710 is mounted is divided into the 4 package substrates 410 ; therefore, the maximum distance L 1 between the bumps is not more than 1 ⁇ 2 of the maximum distance L 0 between the bumps in the case that the package substrate is not divided, as illustrated in FIG. 3. This results in reduction in strain which is applied to the bump electrodes 510 by a change in temperature.
  • the package substrate is composed of the 4 divided package substrates 410 . Accordingly, these are substantially integrated with each other. For this reason, the stress based in the change in temperature is transmitted through the molding resin 610 by which the regions between the 4 package substrates 410 are embedded, so that the strain applied to the bump electrodes 510 is not sufficiently reduced.
  • An object of the present invention is to provide a semiconductor device, having a semiconductor chip and a substrate for bumps (i.e., bump-substrate), making it possible to disperse easily stress based on the difference in thermal expansion coefficients between them and a substrate on which they are to be mounted; and a process for producing the same.
  • bumps i.e., bump-substrate
  • a semiconductor device may comprise a substrate for bumps having a first and a second surfaces.
  • the substrate for bumps may have at least one groove or a plurality of holes formed at the first surface.
  • the semiconductor device may comprise a semiconductor chip mounted on the second surface of the substrate for bumps, an adhesive which bonds the semiconductor chip and the substrate for bumps, and a plurality of bumps formed on the first surface of the substrate for bumps.
  • the groove or the holes are made in the first surface; therefore, the groove or the holes make it possible to relieve the stress concentrically generated in the bumps of the substrate for bumps by temperature-change after the semiconductor device is mounted on a substrate. Therefore, it is possible to relieve the stress applied to the joint portions of the bumps by temperature-change after the semiconductor device is mounted on the substrate such as a printed wiring board, and prolong the lifetime of the joint portions of the bumps. As a result, the reliability of the semiconductor device can be improved.
  • the substrate for bumps may be defined into a plurality of areas by the groove.
  • the stress can be relieved more effectively as the number of the defined areas is larger.
  • the substrate for bumps may comprise a wiring circuit connecting electrodes of the semiconductor chip and the bumps, and the groove or the holes may be formed at the position not overlapping the wiring circuit.
  • the groove or the holes may have various shapes such as a circular or slender shape.
  • the groove or the holes may be formed through the substrate for bumps entirely, or may be formed through the substrate for bumps entirely to reach the middle of the adhesive in the depth direction thereof. Furthermore, the groove or the holes may be formed through the substrate for bumps and the adhesive entirely.
  • the semiconductor device may comprise a connecting member connecting the electrodes of the semiconductor chip and the substrate for bumps, the connecting member being arranged inside the adhesive.
  • a process for producing a semiconductor device may comprise the steps of forming a first bump on an electrode of a semiconductor chip; and depositing an adhesive on a first surface of a substrate for bumps.
  • the substrate for bumps may have a first electrode arranged on the first surface and to be connected to the first bump and a second electrode arranged on a second surface opposite to the first surface.
  • This process for producing the semiconductor device may also comprise the steps of making a groove inside the substrate for bumps; bonding the semiconductor chip and the substrate for bumps to each other with the adhesive while connecting the first electrode and the first bump to each other; and forming a second bump on the second electrode.
  • This process may further comprise the step of removing an unnecessary portion present at the edge of the substrate for bumps.
  • the step of making the groove may comprise the step of stamping a predetermined area of the substrate for bumps, or the step of cutting a predetermined area of the substrate for bumps.
  • the process for producing the semiconductor may comprise the step of making a groove in the adhesive as a subsequent step of the step of making the groove inside the substrate for bumps.
  • the groove is made inside the substrate for bumps; therefore, the substrate for bumps is not divided before the semiconductor chip is bonded to the substrate for bumps. Accordingly, it is unnecessary that 4 divided substrates are divided to each other and a semiconductor chip is bonded to them as in the prior art. By this, only one is the number of the positioning operation at the time of bonding the semiconductor device to the substrate for bumps. Thus, producing steps and costs can be reduced.
  • FIG. 1A is a plan view illustrating a structure of a semiconductor device in a prior art
  • FIG. 1B is a cross section taken on F-F line of FIG. 1A.
  • FIG. 2 is a cross section illustrating a structure of a semiconductor device in a prior art, disclosed in Japanese Patent Application Laid-Open No. Hei 8-55875.
  • FIG. 3 is a plan view illustrating the mounting structure of a semiconductor chip and a package substrate in the semiconductor device shown in FIG. 2.
  • FIG. 4A is a plan view illustrating a structure of a semiconductor device according to a first embodiment of the present invention
  • FIG. 4B is a cross section taken on A-A line of FIG. 4A.
  • FIG. 5 is a cross section illustrating a process for producing the semiconductor device according to the embodiment of the present invention.
  • FIG. 6A is a plan view illustrating a step next to the step illustrated in FIG. 5, and FIG. 6B is a cross section taken on B-B line of FIG. 6A.
  • FIG. 7 is a cross section illustrating a step next to the step illustrated in FIGS. 6A and 6B.
  • FIG. 8 is a cross section illustrating a step next to the step illustrated in FIG. 7.
  • FIG. 9 is a cross section illustrating a step next to the step illustrated in FIG. 8.
  • FIG. 10 is a graph showing the relationship between time and temperature, and the relationship between the time and pressure.
  • FIG. 11A is a plan view illustrating a structure of a semiconductor device according to a second embodiment of the present invention
  • FIG. 11B is a cross section taken on C-C line of FIG. 1A.
  • FIG. 12A is a plan view illustrating a structure of a semiconductor device according to a third embodiment of the present invention
  • FIG. 12B is a cross section taken on D-D line of FIG. 12A.
  • FIG. 13A is a plan view illustrating a structure of a semiconductor device according to a fourth embodiment of the present invention
  • FIG. 13B is a cross section taken on E-E line of FIG. 13A.
  • FIG. 4A is a plan view illustrating a structure of a semiconductor device according to a first embodiment of the present invention
  • FIG. 4B is a cross section taken on A-A line of FIG. 4A.
  • a semiconductor chip 7 and a tape (flexible tape substrate) 4 which is a substrate for bumps, are connected to each other through an adhesive 6 .
  • a cross-shaped groove 1 is made in the tape 4 and the adhesive 6 .
  • the tape 4 and the adhesive 6 are divided into four parts by means of the groove 1 .
  • Plural electrodes 3 a are formed at the external terminal side of the tape 4
  • a plurality of electrodes 3 b are formed at the semiconductor chip 7 side of the tape 4 .
  • Each of the electrodes 3 a and each of the electrodes 3 b are connected to each other through a wiring circuit (not shown) arranged inside the tape 4 .
  • Electrodes 3 c are formed at the tape 4 side of the semiconductor chip 7 .
  • Each of the electrodes 3 c of the semiconductor chip 7 and each of the electrodes 3 b of the tape 4 are connected to each other through a Au bump (connecting member) 5 .
  • Solder balls 2 are formed on the electrodes 3 a of the tape 4 .
  • the semiconductor device of the present embodiment having such a structure is mounted on a substrate (not shown) through the solder balls 2 .
  • the adhesive 6 is preferably an adhesive which is not an injecting and hardening type.
  • the adhesive 6 for example, is a tape-sticking type.
  • the adhesive 6 is, for example, an adhesive stuck on the tape 4 before connecting the electrodes 3 c of the semiconductor chip 7 to the electrodes 3 b of the tape 4 through the Au bumps 5 .
  • the thickness of the adhesive 6 is set up to a slightly higher value than a height when the connection of the electrodes 3 b to the electrodes 3 c through the Au bumps 2 finishes.
  • the characteristic portion of the embodiment is the groove 1 for dividing the adhesive 6 and the tape 4 into four parts.
  • the groove 1 penetrates the layers of the adhesive 6 and the tape 4 , and is made into a cross form, when viewed from the side of the solder balls.
  • the groove 1 is formed at the position where the groove 1 does not cut the wiring circuit inside the tape 4 and does not overlap the Au bumps 5 .
  • the width of the groove 1 is, for example, 10 ⁇ m or more.
  • the width varies dependently on the size of the semiconductor chip 7 , the pitch of the solder balls 2 as external terminals, the position of the Au bumps 5 , the wiring pattern of the tape 4 , and the like. It is especially preferred that the width is from about 100 to about 500 ⁇ m.
  • the depth of the groove 1 varies dependently on the thickness of the tape 4 , the thickness of the electrodes 3 b and 3 c and the thickness of the Au bumps 5 a . It is desired that the depth ranges from about 30 to about 2000 ⁇ m. In the embodiment, the depth of the groove 1 is 100 ⁇ m.
  • the first embodiment having the above-mentioned structure stress generated by temperature-change after the device is mounted on a substrate (not shown) is relieved since the groove 1 is made in the tape 4 and the adhesive 6 .
  • this stress is generated by the difference in the thermal expansion coefficients between the substrate (not shown) and the semiconductor device. That is, the temperature-change is generated by the operation of the semiconductor device; the semiconductor device and the substrate expand when temperature rises while they contract when temperature falls.
  • the thermal expansion coefficients of the substrate and the semiconductor device are different from each other, the degrees of expansion and contract thereof are different.
  • the substrate expands and contracts more greatly than the semiconductor device.
  • the intensity of the stress is decided by the thermal expansion coefficients of materials of the semiconductor device and the substrate, and the distance between the substrate and the semiconductor device, which depends on the diameter of the solder balls 2 .
  • the distance between G and H, which is a mounting distance of the solder balls 2 is not more than 1 ⁇ 2 of the distance between I and J, which is a mounting distance of the conventional semiconductor device which has no groove and is shown in FIG. 1A. Therefore, the stress applied to the solder balls 2 is reduced accordingly.
  • FIG. 5 is a cross section illustrating a process for producing the semiconductor device according to the embodiment of the present invention.
  • FIG. 6A is a plan view illustrating a step next to the step illustrated in FIG. 5, and
  • FIG. 6B is a cross section taken on B-B line of FIG. 6A.
  • FIG. 7 is a cross section illustrating a step next to the step illustrated in FIGS. 6A and 6B.
  • FIG. 8 is a cross section illustrating a step next to the step illustrated in FIG. 7.
  • FIG. 9 is a cross section illustrating a step next to the step illustrated in FIG. 8.
  • the Au bumps 5 b are first formed on the electrodes 3 c of the semiconductor chip 7 by the ball bump process.
  • the Au bumps 5 b have, for example, such a shape that its tip is narrower than its base portion at the electrode 3 c side, or that its tip becomes sharp.
  • the adhesive 6 is stuck on the electrode 3 b side surface of the tape 4 having, on both the surfaces thereof, the electrode 3 a and 3 b , respectively.
  • Inner wiring (not shown) connected to the electrodes 3 a and 3 b is formed inside the tape 4 .
  • the adhesive 6 may be in a semi-solid form.
  • the tape 4 and the adhesive 6 are stamped out by using a cross-shaped mold, to form the groove 1 extending out of the adhesive 6 .
  • the tape 4 is not completely separated by means of the groove 1 , and is continues. That is, the tape 4 is not separated at each of the end portions of the groove 1 .
  • the groove 1 is formed at the position where the groove 1 never cuts the inner wiring inside the tape 4 and neither overlaps the electrodes 3 a nor 3 b.
  • the semiconductor chip 7 on which the Au bumps 5 are formed, is faced down to the adhesive side surface of the tape 4 , to make the position of the Au bumps 5 consistent with the position of the electrodes 3 b of the tape 4 .
  • the Au bumps 5 are caused to pierce the adhesive 6 in the semi-solid form, and the Au bumps 5 are pushed onto the electrodes 3 b of the tape 4 , to make the shape of the Au bumps 5 into a columnar shape, for example. Thereafter, the whole is heated.
  • the pressure for pressing the Au bumps 5 onto the electrodes 3 b at this time is preferably from about 1 to about 200 g and more preferably from 15 to 125 g per electrode.
  • the heating temperature varies dependently on the kind of the material of the adhesive 6 , but is preferably from 70 to 400° C., and more preferably from 150 to 300° C.
  • the heating time is preferably from 1 to 180 seconds, and more preferably from 3 to 30 seconds.
  • FIG. 10 is a graph wherein its horizontal axis represents time, and its vertical axes represent temperature and pressure, and is a graph which shows the relationship about them at the time of the pressing.
  • a solid line shows the relationship between temperature and time
  • a dot line shows the relationship between the time and pressure.
  • heat is first applied and subsequently pressure is applied.
  • solder balls 2 are formed on the electrodes 3 a of the tape 4 and excessive portions of the tape 4 and the edge portions of the pushed-out adhesive 6 are cut to complete the semiconductor device.
  • the method for making the groove 1 is not limited to the stamping-out by using the cross-shaped mold.
  • the groove 1 may be made into a cross shape with a cutter, a bite or the like, or may be made with a laser beam.
  • the groove 1 in order to define the tape 4 into four parts, the groove 1 is made up to a cross shape.
  • a groove for defining the tape 4 into two or more parts may be used.
  • the tape 4 is first stuck onto the adhesive 6 and the groove 1 is made with the mold.
  • the semiconductor chip 7 and the tape 4 are first pressed onto each other and subsequently a sealing resin instead of the adhesive is poured into the region between them.
  • the groove 1 may then be formed by cutting or the like.
  • the groove 1 pierces the tape 4 and the adhesive 6 completely.
  • the groove 1 may merely reach the middle of the adhesive 6 .
  • the number of the groove(s) 1 may be one or plural.
  • the Au bumps 5 may be formed by not only the ball bonding method but also other methods such as vapor deposition or plating.
  • the tape 4 used as the substrate for the bumps is not limited to the flexible tape substrate, and the material thereof is not especially limited.
  • the substrate for the bumps may be, for example, an organic substrate such as a single-side substrate, both-side substrate, multilayer substrate or built-up substrate using FR-4 or FR-5, or a ceramic substrate made of, e.g., alumina, glass ceramic or the like.
  • FIG. 11A is a plan view illustrating a structure of a semiconductor device according to a second embodiment of the present invention
  • FIG. 11B is a cross section taken on C-C line of FIG. 11A.
  • the same reference numerals as in FIGS. 4A and 4B are attached to the same elements as in the first embodiment illustrated in FIGS. 4A and 4B. Thus, detailed explanation thereof is omitted.
  • the second embodiment is different from the first embodiment in depth of their grooves. That is, a cross-shaped groove 21 is made in the tape 4 but is not made in the adhesive 6 .
  • the groove 21 is made, for example, by shaving the tape 4 from the solder bumps 2 side thereof with a cutting device such as a cutter.
  • FIG. 12A is a plan view illustrating a structure of a semiconductor device according to the third embodiment of the present invention
  • FIG. 12B is a cross section taken on D-D line of FIG. 12A.
  • the same reference numerals as in FIGS. 4A and 4B are attached to the same elements as in the first embodiment illustrated in FIGS. 4A and 4B. Thus, detailed explanation thereof is omitted.
  • each of slender grooves 10 a , 10 b , 10 c and 10 d are made in each of 4 areas defined by the cross-shaped groove 1 .
  • the width of the slender grooves 10 a , 10 b , 10 c and 10 d are, for example, smaller than that of the groove 1 .
  • the slender grooves 10 a , 10 b , 10 c and 10 d are made at the position where they do not cut the wiring circuit inside the tape 4 and they neither overlap the electrodes 3 a nor 3 b .
  • the slender grooves 10 a , 10 b , 10 c and 10 d reach the middle of the adhesive 6 from the surface of the tape 4 .
  • the slender grooves 10 a , 10 b , 10 c and 10 d are provided between the solder balls 2 .
  • FIG. 13A is a plan view illustrating a structure of a semiconductor device according to the fourth embodiment of the present invention
  • FIG. 13B is a cross section taken on E-E line of FIG. 13A.
  • the same reference numerals as in FIGS. 4A and 4B are attached to the same elements as in the first embodiment illustrated in FIGS. 4A and 4B. Thus, detailed explanation thereof is omitted.
  • grooves are neither made in the tape 4 nor the adhesive 6 .
  • Plural holes the sectional shape of which is a circle, are dispersed and provided between the solder balls 2 .
  • the holes 11 reach the middle of the adhesive 6 from the surface of the tape 4 .
  • the holes 11 are made at the position where they do not cut the wiring circuit inside the tape 4 and they neither overlap the electrodes 3 a nor 3 b.
  • the stress applied to the joint portions between the respective solder balls 2 and a substrate is dispersed by means of the holes 11 provided around the respective solder balls 2 .
  • the number of the holes 11 is not especially limited, but is preferably larger.
  • the method for making the holes 11 is not limited.
  • the holes 11 may be made, for example, by a method of pushing a mold having a number of needles onto the tape 4 or a method of using a laser beam.
  • the present invention is not limited to the above-mentioned embodiments.
  • the slender grooves 10 a to 10 d in the third embodiment, as well as the holes 11 in the fourth embodiment may be made in only the tape 4 .
  • the shape of the grooves and holes is not limited to a linear or circular shape and may be, for example, a star-like shape.
  • a sticking type material is used but a pouring type resin may be used.
  • the pouring type resin is pored into the region between the semiconductor chip 7 and the tape 4 at the stage of bonding the semiconductor chip 7 to the tape 4 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)

Abstract

A semiconductor device has a substrate for bumps having a first and a second surface opposite to each other. At least one groove or a plurality of holes are formed at the first surface of the substrate for bumps. A semiconductor chip is mounted on the second surface of the substrate for bumps. The semiconductor chip and the substrate for bumps are bonded by an adhesive. A plurality of bumps are formed on the first surface of the substrate for bumps.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a semiconductor device having a semiconductor chip, and a process for producing the same, and in particular to a semiconductor device having a structure wherein a groove or holes are made in a substrate on which bumps for electrical connection from its back surface are formed, i.e., a substrate for bumps, and/or in an adhesive for bonding the substrate for the bumps to a semiconductor chip, and a process for producing the same. [0002]
  • 2. Description of the Related Art [0003]
  • Recently, the number of external terminals in semiconductor devices has increased with an increase in the integration degree thereof. In some cases of semiconductor devices having such a high integration degree, a semiconductor chip is not directly mounted on a substrate but is mounted on a substrate through a substrate for bumps, such as a tape on which solder bumps are formed. FIG. 1A is a plan view illustrating a structure of a semiconductor device in a prior art, and FIG. 1B is a cross section taken on F-F line of FIG. 1A. [0004]
  • As shown in FIGS. 1A and 1B, a [0005] semiconductor chip 700 is connected to a tape 400 as a substrate for bumps with an adhesive 600. Electrodes 300 a are formed at the external terminal side of the tape 400, and electrodes 300 b are formed at the side of the semiconductor chip 700 thereof. Each of the electrodes 300 a is connected to each of the electrodes 300 b through a wiring circuit arranged inside the tape 400.
  • [0006] Electrodes 300 c are formed at the tape 400 side of the semiconductor chip 700. The electrodes 300 b are connected to the electrodes 300 c through bumps 500. An adhesive agent 600 is injected into the region between the semiconductor chip 700 and the tape 400 after the connection of the electrodes through the bumps 500. Solder balls 200 are formed on the electrodes 300 a of the tape 400. This semiconductor device is mounted on a substrate (not shown) through the solder balls 200.
  • In the semiconductor device having the above-mentioned structure, the area where the solder balls are mounted becomes large if the number of the solder bumps, which are external terminals, increases. Therefore, if the semiconductor device is mounted on the substrate and subsequently stress is generated by a change in temperature, there arises a problem that the [0007] solder balls 200 subjected to the stress are broken so as to become open inferiority.
  • Such stress is generated by the difference in the thermal expansion coefficients between the semiconductor device and the substrate on which the semiconductor device is mounted. When the change in temperature is generated by the operation of the semiconductor device so that its temperature rises, the semiconductor device and the substrate expand. When the temperature falls, the semiconductor and the substrate contract. In these cases, if the thermal expansion coefficients of the substrate and the semiconductor device are different from each other, the degrees of the expansion and contraction are different. In general, the substrate expands and contracts more greatly than the semiconductor device. When such expansion and contraction are repeated many times, stress is structurally concentrated mainly in joint portions of the [0008] solder balls 200. For this reason, the solder balls 200 are broken to become open inferiority.
  • A semiconductor device for overcoming such drawbacks is proposed (Japanese Patent Application Laid-Open No. Hei 8-55875, published on Feb. 27, 1996). FIG. 2 is a cross section illustrating a structure of a semiconductor device, in the prior art, disclosed in the Japanese Patent Application Laid-Open No. Hei 8-55875. FIG. 3 is a plan view illustrating a mounting structure of a semiconductor chip and a package substrate in the semiconductor device illustrated in FIG. 2. [0009]
  • In the semiconductor device disclosed in this publication, a [0010] package substrate 410, which is a substrate for bumps and on which a semiconductor chip 710 is mounted, is divided into 4 pieces. The semiconductor chip 710 is mounted on a module substrate 800 through the package substrates 410. The whole of the semiconductor chip 710, including bump electrodes 510, is packaged and fixed by means of a molding resin 610. The four package substrates 410 and the module substrate 800 are connected to each other through bump electrodes 210.
  • According to the semiconductor device in the prior art, disclosed in the above-mentioned publication, the package substrate, on which the [0011] semiconductor chip 710 is mounted is divided into the 4 package substrates 410; therefore, the maximum distance L1 between the bumps is not more than ½ of the maximum distance L0 between the bumps in the case that the package substrate is not divided, as illustrated in FIG. 3. This results in reduction in strain which is applied to the bump electrodes 510 by a change in temperature.
  • However, even if the package substrate is composed of the 4 divided [0012] package substrates 410, regions between the package substrates 410 are embedded by the molding resin 610. Accordingly, these are substantially integrated with each other. For this reason, the stress based in the change in temperature is transmitted through the molding resin 610 by which the regions between the 4 package substrates 410 are embedded, so that the strain applied to the bump electrodes 510 is not sufficiently reduced.
  • According to the above-mentioned publication, no consideration is given to the reduction in the stress based on the temperature-change between the [0013] package substrates 410 and the module substrate 800.
  • In order to mount the [0014] semiconductor chip 710 on the 4 package substrates 410 resulting from the division, the following steps are necessary: the step of positioning the 4 package substrates 410 to each other at a given interval, the step of mounting the semiconductor device 710 under the condition that the distance between the respective package substrates 410 is kept and fixed, and the step of packaging the semiconductor device 710 by means of the molding resin 610. However, it is very difficult to position the divided package substrates to each other. Moreover, there remains a problem that the mounting requires much time since the number of the steps increases.
  • SUMMARY OF THE INVENTION
  • An object of the present invention is to provide a semiconductor device, having a semiconductor chip and a substrate for bumps (i.e., bump-substrate), making it possible to disperse easily stress based on the difference in thermal expansion coefficients between them and a substrate on which they are to be mounted; and a process for producing the same. [0015]
  • According to one aspect of the present invention, a semiconductor device may comprise a substrate for bumps having a first and a second surfaces. The substrate for bumps may have at least one groove or a plurality of holes formed at the first surface. The semiconductor device may comprise a semiconductor chip mounted on the second surface of the substrate for bumps, an adhesive which bonds the semiconductor chip and the substrate for bumps, and a plurality of bumps formed on the first surface of the substrate for bumps. [0016]
  • According to one aspect of the present invention, the groove or the holes are made in the first surface; therefore, the groove or the holes make it possible to relieve the stress concentrically generated in the bumps of the substrate for bumps by temperature-change after the semiconductor device is mounted on a substrate. Therefore, it is possible to relieve the stress applied to the joint portions of the bumps by temperature-change after the semiconductor device is mounted on the substrate such as a printed wiring board, and prolong the lifetime of the joint portions of the bumps. As a result, the reliability of the semiconductor device can be improved. [0017]
  • In the present invention, the substrate for bumps may be defined into a plurality of areas by the groove. In this case, the stress can be relieved more effectively as the number of the defined areas is larger. [0018]
  • The substrate for bumps may comprise a wiring circuit connecting electrodes of the semiconductor chip and the bumps, and the groove or the holes may be formed at the position not overlapping the wiring circuit. In this case, the groove or the holes may have various shapes such as a circular or slender shape. [0019]
  • The groove or the holes may be formed through the substrate for bumps entirely, or may be formed through the substrate for bumps entirely to reach the middle of the adhesive in the depth direction thereof. Furthermore, the groove or the holes may be formed through the substrate for bumps and the adhesive entirely. [0020]
  • The semiconductor device may comprise a connecting member connecting the electrodes of the semiconductor chip and the substrate for bumps, the connecting member being arranged inside the adhesive. [0021]
  • According to one aspect of the present invention, a process for producing a semiconductor device may comprise the steps of forming a first bump on an electrode of a semiconductor chip; and depositing an adhesive on a first surface of a substrate for bumps. The substrate for bumps may have a first electrode arranged on the first surface and to be connected to the first bump and a second electrode arranged on a second surface opposite to the first surface. This process for producing the semiconductor device may also comprise the steps of making a groove inside the substrate for bumps; bonding the semiconductor chip and the substrate for bumps to each other with the adhesive while connecting the first electrode and the first bump to each other; and forming a second bump on the second electrode. [0022]
  • This process may further comprise the step of removing an unnecessary portion present at the edge of the substrate for bumps. [0023]
  • The step of making the groove may comprise the step of stamping a predetermined area of the substrate for bumps, or the step of cutting a predetermined area of the substrate for bumps. [0024]
  • The process for producing the semiconductor may comprise the step of making a groove in the adhesive as a subsequent step of the step of making the groove inside the substrate for bumps. [0025]
  • According to the present invention, the groove is made inside the substrate for bumps; therefore, the substrate for bumps is not divided before the semiconductor chip is bonded to the substrate for bumps. Accordingly, it is unnecessary that [0026] 4 divided substrates are divided to each other and a semiconductor chip is bonded to them as in the prior art. By this, only one is the number of the positioning operation at the time of bonding the semiconductor device to the substrate for bumps. Thus, producing steps and costs can be reduced.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1A is a plan view illustrating a structure of a semiconductor device in a prior art, and FIG. 1B is a cross section taken on F-F line of FIG. 1A. [0027]
  • FIG. 2 is a cross section illustrating a structure of a semiconductor device in a prior art, disclosed in Japanese Patent Application Laid-Open No. Hei 8-55875. [0028]
  • FIG. 3 is a plan view illustrating the mounting structure of a semiconductor chip and a package substrate in the semiconductor device shown in FIG. 2. [0029]
  • FIG. 4A is a plan view illustrating a structure of a semiconductor device according to a first embodiment of the present invention, and FIG. 4B is a cross section taken on A-A line of FIG. 4A. [0030]
  • FIG. 5 is a cross section illustrating a process for producing the semiconductor device according to the embodiment of the present invention. [0031]
  • FIG. 6A is a plan view illustrating a step next to the step illustrated in FIG. 5, and FIG. 6B is a cross section taken on B-B line of FIG. 6A. [0032]
  • FIG. 7 is a cross section illustrating a step next to the step illustrated in FIGS. 6A and 6B. [0033]
  • FIG. 8 is a cross section illustrating a step next to the step illustrated in FIG. 7. [0034]
  • FIG. 9 is a cross section illustrating a step next to the step illustrated in FIG. 8. [0035]
  • FIG. 10 is a graph showing the relationship between time and temperature, and the relationship between the time and pressure. [0036]
  • FIG. 11A is a plan view illustrating a structure of a semiconductor device according to a second embodiment of the present invention, and FIG. 11B is a cross section taken on C-C line of FIG. 1A. [0037]
  • FIG. 12A is a plan view illustrating a structure of a semiconductor device according to a third embodiment of the present invention, and FIG. 12B is a cross section taken on D-D line of FIG. 12A. [0038]
  • FIG. 13A is a plan view illustrating a structure of a semiconductor device according to a fourth embodiment of the present invention, and FIG. 13B is a cross section taken on E-E line of FIG. 13A.[0039]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Referring to the attached drawings, semiconductor devices according to embodiments of the present invention will be specifically described hereinafter. FIG. 4A is a plan view illustrating a structure of a semiconductor device according to a first embodiment of the present invention, and FIG. 4B is a cross section taken on A-A line of FIG. 4A. [0040]
  • As shown in FIGS. 4A and 4B, in the first embodiment, a [0041] semiconductor chip 7 and a tape (flexible tape substrate) 4, which is a substrate for bumps, are connected to each other through an adhesive 6. A cross-shaped groove 1 is made in the tape 4 and the adhesive 6. The tape 4 and the adhesive 6 are divided into four parts by means of the groove 1. Plural electrodes 3 a are formed at the external terminal side of the tape 4, and a plurality of electrodes 3 b are formed at the semiconductor chip 7 side of the tape 4. Each of the electrodes 3 a and each of the electrodes 3 b are connected to each other through a wiring circuit (not shown) arranged inside the tape 4.
  • [0042] Electrodes 3 c are formed at the tape 4 side of the semiconductor chip 7. Each of the electrodes 3 c of the semiconductor chip 7 and each of the electrodes 3 b of the tape 4 are connected to each other through a Au bump (connecting member) 5. Solder balls 2 are formed on the electrodes 3 a of the tape 4. The semiconductor device of the present embodiment having such a structure is mounted on a substrate (not shown) through the solder balls 2.
  • The adhesive [0043] 6 is preferably an adhesive which is not an injecting and hardening type. The adhesive 6, for example, is a tape-sticking type. The adhesive 6 is, for example, an adhesive stuck on the tape 4 before connecting the electrodes 3 c of the semiconductor chip 7 to the electrodes 3 b of the tape 4 through the Au bumps 5. The thickness of the adhesive 6 is set up to a slightly higher value than a height when the connection of the electrodes 3 b to the electrodes 3 c through the Au bumps 2 finishes.
  • The characteristic portion of the embodiment is the [0044] groove 1 for dividing the adhesive 6 and the tape 4 into four parts. As described above, the groove 1 penetrates the layers of the adhesive 6 and the tape 4, and is made into a cross form, when viewed from the side of the solder balls. The groove 1 is formed at the position where the groove 1 does not cut the wiring circuit inside the tape 4 and does not overlap the Au bumps 5.
  • The width of the [0045] groove 1 is, for example, 10 μm or more. The width varies dependently on the size of the semiconductor chip 7, the pitch of the solder balls 2 as external terminals, the position of the Au bumps 5, the wiring pattern of the tape 4, and the like. It is especially preferred that the width is from about 100 to about 500 μm. The depth of the groove 1 varies dependently on the thickness of the tape 4, the thickness of the electrodes 3 b and 3 c and the thickness of the Au bumps 5 a. It is desired that the depth ranges from about 30 to about 2000 μm. In the embodiment, the depth of the groove 1 is 100 μm.
  • According to the first embodiment having the above-mentioned structure, stress generated by temperature-change after the device is mounted on a substrate (not shown) is relieved since the [0046] groove 1 is made in the tape 4 and the adhesive 6. As described above, this stress is generated by the difference in the thermal expansion coefficients between the substrate (not shown) and the semiconductor device. That is, the temperature-change is generated by the operation of the semiconductor device; the semiconductor device and the substrate expand when temperature rises while they contract when temperature falls. In these cases, if the thermal expansion coefficients of the substrate and the semiconductor device are different from each other, the degrees of expansion and contract thereof are different. As described above, in general the substrate expands and contracts more greatly than the semiconductor device. If such expansion and contraction are repeated many times, stress structurally concentrates mainly in the joint portions between the solder balls 2 and the substrate. The intensity of the stress is decided by the thermal expansion coefficients of materials of the semiconductor device and the substrate, and the distance between the substrate and the semiconductor device, which depends on the diameter of the solder balls 2.
  • In the case of the semiconductor device of the first embodiment, shown in FIG. 4A, the distance between G and H, which is a mounting distance of the [0047] solder balls 2, is not more than ½ of the distance between I and J, which is a mounting distance of the conventional semiconductor device which has no groove and is shown in FIG. 1A. Therefore, the stress applied to the solder balls 2 is reduced accordingly.
  • In this way, according to the semiconductor device of the first embodiment, the stress based on temperature-change can be relieved. As a result, the reliability of the connection is improved. [0048]
  • The following will describe a process for producing the semiconductor device as described above. FIG. 5 is a cross section illustrating a process for producing the semiconductor device according to the embodiment of the present invention. FIG. 6A is a plan view illustrating a step next to the step illustrated in FIG. 5, and FIG. 6B is a cross section taken on B-B line of FIG. 6A. FIG. 7 is a cross section illustrating a step next to the step illustrated in FIGS. 6A and 6B. FIG. 8 is a cross section illustrating a step next to the step illustrated in FIG. 7. FIG. 9 is a cross section illustrating a step next to the step illustrated in FIG. 8. [0049]
  • As shown in FIG. 5, the Au bumps [0050] 5 b are first formed on the electrodes 3 c of the semiconductor chip 7 by the ball bump process. The Au bumps 5 b have, for example, such a shape that its tip is narrower than its base portion at the electrode 3 c side, or that its tip becomes sharp.
  • Next, as shown in FIGS. 6A and 6B, the adhesive [0051] 6 is stuck on the electrode 3 b side surface of the tape 4 having, on both the surfaces thereof, the electrode 3 a and 3 b, respectively. Inner wiring (not shown) connected to the electrodes 3 a and 3 b is formed inside the tape 4. The adhesive 6 may be in a semi-solid form. Subsequently, the tape 4 and the adhesive 6 are stamped out by using a cross-shaped mold, to form the groove 1 extending out of the adhesive 6. The tape 4 is not completely separated by means of the groove 1, and is continues. That is, the tape 4 is not separated at each of the end portions of the groove 1. The groove 1 is formed at the position where the groove 1 never cuts the inner wiring inside the tape 4 and neither overlaps the electrodes 3 a nor 3 b.
  • Next, as shown in FIG. 7, the [0052] semiconductor chip 7, on which the Au bumps 5 are formed, is faced down to the adhesive side surface of the tape 4, to make the position of the Au bumps 5 consistent with the position of the electrodes 3 b of the tape 4.
  • Next, as shown in FIG. 8, the Au bumps [0053] 5 are caused to pierce the adhesive 6 in the semi-solid form, and the Au bumps 5 are pushed onto the electrodes 3 b of the tape 4, to make the shape of the Au bumps 5 into a columnar shape, for example. Thereafter, the whole is heated. The pressure for pressing the Au bumps 5 onto the electrodes 3 b at this time is preferably from about 1 to about 200 g and more preferably from 15 to 125 g per electrode. The heating temperature varies dependently on the kind of the material of the adhesive 6, but is preferably from 70 to 400° C., and more preferably from 150 to 300° C. The heating time is preferably from 1 to 180 seconds, and more preferably from 3 to 30 seconds.
  • FIG. 10 is a graph wherein its horizontal axis represents time, and its vertical axes represent temperature and pressure, and is a graph which shows the relationship about them at the time of the pressing. In FIG. 10, a solid line shows the relationship between temperature and time, and a dot line shows the relationship between the time and pressure. As shown in FIG. 10, for example, heat is first applied and subsequently pressure is applied. [0054]
  • As shown in FIG. 9, thereafter, the [0055] solder balls 2 are formed on the electrodes 3 a of the tape 4 and excessive portions of the tape 4 and the edge portions of the pushed-out adhesive 6 are cut to complete the semiconductor device.
  • According to the above-mentioned producing process, when the [0056] groove 1 is formed, the tape 4 is not completely divided as shown in FIGS. 6A and 6B and the areas defined by the groove 1 are connected to each other. Therefore, it is unnecessary that, as in the prior art, 4 divided substrates are positioned to each other and jointed to a semiconductor chip. For this reason, in the jointing step shown in FIG. 7, the number of the positioning operation of the tape 4 and the semiconductor chip 7 is only one. Thus, producing steps and producing costs are reduced.
  • In the process for producing the semiconductor device of the first embodiment, the method for making the [0057] groove 1 is not limited to the stamping-out by using the cross-shaped mold. The groove 1 may be made into a cross shape with a cutter, a bite or the like, or may be made with a laser beam. In the first embodiment, in order to define the tape 4 into four parts, the groove 1 is made up to a cross shape. However, a groove for defining the tape 4 into two or more parts may be used.
  • In the above-mentioned process, the [0058] tape 4 is first stuck onto the adhesive 6 and the groove 1 is made with the mold. However, the semiconductor chip 7 and the tape 4 are first pressed onto each other and subsequently a sealing resin instead of the adhesive is poured into the region between them. The groove 1 may then be formed by cutting or the like.
  • In the first embodiment, as shown in FIGS. 4A and 4B, the [0059] groove 1 pierces the tape 4 and the adhesive 6 completely. However, the groove 1 may merely reach the middle of the adhesive 6. The number of the groove(s) 1 may be one or plural.
  • The Au bumps [0060] 5 may be formed by not only the ball bonding method but also other methods such as vapor deposition or plating.
  • The [0061] tape 4 used as the substrate for the bumps is not limited to the flexible tape substrate, and the material thereof is not especially limited. The substrate for the bumps may be, for example, an organic substrate such as a single-side substrate, both-side substrate, multilayer substrate or built-up substrate using FR-4 or FR-5, or a ceramic substrate made of, e.g., alumina, glass ceramic or the like.
  • The following will describe a second embodiment of the present invention. In the second embodiment, a groove is not made in an adhesive but is made only in a tape. FIG. 11A is a plan view illustrating a structure of a semiconductor device according to a second embodiment of the present invention, and FIG. 11B is a cross section taken on C-C line of FIG. 11A. In the second embodiment illustrated in FIGS. 11A and 11B, the same reference numerals as in FIGS. 4A and 4B are attached to the same elements as in the first embodiment illustrated in FIGS. 4A and 4B. Thus, detailed explanation thereof is omitted. [0062]
  • The second embodiment is different from the first embodiment in depth of their grooves. That is, a [0063] cross-shaped groove 21 is made in the tape 4 but is not made in the adhesive 6.
  • For this reason, the area which is matched with the [0064] groove 21 of the semiconductor chip 7 is not exposed to the outside. Thus, the area is protected by the tape 4.
  • The [0065] groove 21 is made, for example, by shaving the tape 4 from the solder bumps 2 side thereof with a cutting device such as a cutter.
  • The following will describe a third embodiment of the present invention. According to the third embodiment, in each of the areas defined by a cross-shaped groove, a smaller groove is made. FIG. 12A is a plan view illustrating a structure of a semiconductor device according to the third embodiment of the present invention, and FIG. 12B is a cross section taken on D-D line of FIG. 12A. In the third embodiment illustrated in FIGS. 12A and 12B, the same reference numerals as in FIGS. 4A and 4B are attached to the same elements as in the first embodiment illustrated in FIGS. 4A and 4B. Thus, detailed explanation thereof is omitted. [0066]
  • In the third embodiment, each of [0067] slender grooves 10 a, 10 b, 10 c and 10 d are made in each of 4 areas defined by the cross-shaped groove 1. The width of the slender grooves 10 a, 10 b, 10 c and 10 d are, for example, smaller than that of the groove 1. The slender grooves 10 a, 10 b, 10 c and 10 d are made at the position where they do not cut the wiring circuit inside the tape 4 and they neither overlap the electrodes 3 a nor 3 b. The slender grooves 10 a, 10 b, 10 c and 10 d reach the middle of the adhesive 6 from the surface of the tape 4. The slender grooves 10 a, 10 b, 10 c and 10 d are provided between the solder balls 2.
  • According to the third embodiment, having such a structure above, the influence by the stress based on heat is reduced still more since the number of the grooves is larger than the number thereof in the first embodiment. [0068]
  • The following will describe a fourth embodiment of the present invention. In the fourth embodiment, any linear groove is not made, but a plurality of holes are made. FIG. 13A is a plan view illustrating a structure of a semiconductor device according to the fourth embodiment of the present invention, and FIG. 13B is a cross section taken on E-E line of FIG. 13A. In the fourth embodiment illustrated in FIGS. 13A and 13B, the same reference numerals as in FIGS. 4A and 4B are attached to the same elements as in the first embodiment illustrated in FIGS. 4A and 4B. Thus, detailed explanation thereof is omitted. [0069]
  • In the fourth embodiment, grooves are neither made in the [0070] tape 4 nor the adhesive 6. Plural holes, the sectional shape of which is a circle, are dispersed and provided between the solder balls 2. The holes 11 reach the middle of the adhesive 6 from the surface of the tape 4. The holes 11 are made at the position where they do not cut the wiring circuit inside the tape 4 and they neither overlap the electrodes 3 a nor 3 b.
  • According to the fourth embodiment having the above-mentioned structure, the stress applied to the joint portions between the [0071] respective solder balls 2 and a substrate (not shown) is dispersed by means of the holes 11 provided around the respective solder balls 2.
  • The number of the [0072] holes 11 is not especially limited, but is preferably larger. The method for making the holes 11 is not limited. The holes 11 may be made, for example, by a method of pushing a mold having a number of needles onto the tape 4 or a method of using a laser beam.
  • The present invention is not limited to the above-mentioned embodiments. For example, the [0073] slender grooves 10 a to 10 d in the third embodiment, as well as the holes 11 in the fourth embodiment, may be made in only the tape 4. The shape of the grooves and holes is not limited to a linear or circular shape and may be, for example, a star-like shape.
  • As an adhesive, a sticking type material is used but a pouring type resin may be used. In this case, the pouring type resin is pored into the region between the [0074] semiconductor chip 7 and the tape 4 at the stage of bonding the semiconductor chip 7 to the tape 4.

Claims (5)

I claim:
1. A process for producing a semiconductor device, comprising the steps of:
forming a first bump on an electrode of a semiconductor chip,
depositing an adhesive on a first surface of a substrate for bumps, said substrate for bumps having a first electrode arranged on said first surface and to be connected to said first bump, and a second electrode arranged on a second surface opposite to said first surface,
making a groove inside said substrate for bumps,
bonding said semiconductor chip and said substrate for bumps to each other with said adhesive while connecting said first electrode and said first bump to each other, and
forming a second bump on said second electrode.
2. The process for producing a semiconductor device according to
claim 1
, which further comprising the step of removing an unnecessary portion present at the edge of said substrate for bumps.
3. The process for producing a semiconductor device according to
claim 1
, wherein the step of making said groove comprises the step of stamping a predetermined area of said substrate for bumps.
4. The process for producing a semiconductor device according to
claim 1
, wherein the step of making said groove comprises the step of cutting a predetermined area of said substrate for bumps.
5. The process for producing a semiconductor device according to
claim 1
, which further comprising the step of making a groove in said adhesive as a subsequent step of the step of making said groove inside said substrate for bumps.
US09/879,087 1998-08-04 2001-06-13 Semiconductor device and process for producing the same Abandoned US20010035566A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/879,087 US20010035566A1 (en) 1998-08-04 2001-06-13 Semiconductor device and process for producing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP22033598A JP3201353B2 (en) 1998-08-04 1998-08-04 Semiconductor device and manufacturing method thereof
JP10-220335 1998-08-04
US09/366,539 US6288445B1 (en) 1998-08-04 1999-08-04 Semiconductor device
US09/879,087 US20010035566A1 (en) 1998-08-04 2001-06-13 Semiconductor device and process for producing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/366,539 Division US6288445B1 (en) 1998-08-04 1999-08-04 Semiconductor device

Publications (1)

Publication Number Publication Date
US20010035566A1 true US20010035566A1 (en) 2001-11-01

Family

ID=16749544

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/366,539 Expired - Fee Related US6288445B1 (en) 1998-08-04 1999-08-04 Semiconductor device
US09/879,087 Abandoned US20010035566A1 (en) 1998-08-04 2001-06-13 Semiconductor device and process for producing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/366,539 Expired - Fee Related US6288445B1 (en) 1998-08-04 1999-08-04 Semiconductor device

Country Status (4)

Country Link
US (2) US6288445B1 (en)
JP (1) JP3201353B2 (en)
KR (1) KR20000017055A (en)
TW (1) TW417232B (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3394479B2 (en) * 1999-10-19 2003-04-07 九州日本電気株式会社 Semiconductor device
DE10059176C2 (en) * 2000-11-29 2002-10-24 Siemens Ag Intermediate carrier for a semiconductor module, semiconductor module produced using such an intermediate carrier, and method for producing such a semiconductor module
JPWO2003012863A1 (en) 2001-07-31 2004-12-09 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof
US6762495B1 (en) * 2003-01-30 2004-07-13 Qualcomm Incorporated Area array package with non-electrically connected solder balls
JP3891123B2 (en) * 2003-02-06 2007-03-14 セイコーエプソン株式会社 SEMICONDUCTOR DEVICE, ELECTRONIC DEVICE, ELECTRONIC DEVICE, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
JP4110992B2 (en) * 2003-02-07 2008-07-02 セイコーエプソン株式会社 Semiconductor device, electronic device, electronic apparatus, semiconductor device manufacturing method, and electronic device manufacturing method
JP2004259886A (en) * 2003-02-25 2004-09-16 Seiko Epson Corp Semiconductor device, electronic device, electronic equipment, method of manufacturing semiconductor device, and method of manufacturing electronic device
JP4069771B2 (en) * 2003-03-17 2008-04-02 セイコーエプソン株式会社 SEMICONDUCTOR DEVICE, ELECTRONIC DEVICE, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
JP2004281818A (en) * 2003-03-17 2004-10-07 Seiko Epson Corp Semiconductor device, electronic device, electronic device, method of manufacturing carrier substrate, method of manufacturing semiconductor device, and method of manufacturing electronic device
JP3680839B2 (en) * 2003-03-18 2005-08-10 セイコーエプソン株式会社 Semiconductor device and manufacturing method of semiconductor device
JP2004281919A (en) * 2003-03-18 2004-10-07 Seiko Epson Corp Semiconductor device, electronic device, electronic equipment, method of manufacturing semiconductor device, and method of manufacturing electronic device
JP2004281920A (en) * 2003-03-18 2004-10-07 Seiko Epson Corp Semiconductor device, electronic device, electronic equipment, method of manufacturing semiconductor device, and method of manufacturing electronic device
JP4096774B2 (en) * 2003-03-24 2008-06-04 セイコーエプソン株式会社 SEMICONDUCTOR DEVICE, ELECTRONIC DEVICE, ELECTRONIC DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, AND ELECTRONIC DEVICE MANUFACTURING METHOD
JP2004349495A (en) * 2003-03-25 2004-12-09 Seiko Epson Corp Semiconductor device, electronic device, electronic apparatus, and method of manufacturing semiconductor device
DE102005035393B4 (en) * 2005-07-28 2007-05-24 Infineon Technologies Ag A method of manufacturing a multi-chip device and such a device
US20070090527A1 (en) * 2005-09-30 2007-04-26 Jochen Thomas Integrated chip device in a package
JP2007242890A (en) * 2006-03-08 2007-09-20 Nec Electronics Corp Tape-like wiring substrate and semiconductor device
JP2008066655A (en) 2006-09-11 2008-03-21 Matsushita Electric Ind Co Ltd Semiconductor device, manufacturing method of the semiconductor device, and electrical apparatus system
JP2009049499A (en) * 2007-08-14 2009-03-05 Fujifilm Corp Semiconductor chip mounting method and semiconductor device
TW200910564A (en) * 2007-08-17 2009-03-01 United Test Ct Inc Multi-substrate block type package and its manufacturing method
JP5134899B2 (en) 2007-09-26 2013-01-30 三洋電機株式会社 Semiconductor module, semiconductor module manufacturing method, and portable device
JP5031611B2 (en) * 2008-02-18 2012-09-19 株式会社日立国際電気 Substrate processing apparatus, semiconductor device manufacturing method, and ceiling insulator
JP2010050150A (en) * 2008-08-19 2010-03-04 Panasonic Corp Semiconductor device, and semiconductor module
JP1686546S (en) * 2020-05-13 2021-05-31

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01270239A (en) 1988-04-21 1989-10-27 Fujitsu Ltd Mounting structure of electronic component
JP3352705B2 (en) 1991-06-07 2002-12-03 日東電工株式会社 Mounting structure using anisotropic conductive adhesive film
KR950012658B1 (en) * 1992-07-24 1995-10-19 삼성전자주식회사 Semiconductor chip mounting method and substrate structure
JPH0855875A (en) 1994-08-17 1996-02-27 Hitachi Ltd Semiconductor device
US5912507A (en) * 1998-02-04 1999-06-15 Motorola, Inc. Solderable pad with integral series termination resistor

Also Published As

Publication number Publication date
TW417232B (en) 2001-01-01
JP3201353B2 (en) 2001-08-20
US6288445B1 (en) 2001-09-11
KR20000017055A (en) 2000-03-25
JP2000058594A (en) 2000-02-25

Similar Documents

Publication Publication Date Title
US6288445B1 (en) Semiconductor device
US5999413A (en) Resin sealing type semiconductor device
US5672912A (en) Resin-sealed type semiconductor device and method for manufacturing the same
US6887738B2 (en) Method of making semiconductor device with flip chip mounting
KR100374241B1 (en) Semiconductor device and manufacturing method thereof
KR100334449B1 (en) Method of Forming Semiconductor Device
US20010038150A1 (en) Semiconductor device manufactured by package group molding and dicing method
US6692990B2 (en) Method for manufacturing a semiconductor device
US4950843A (en) Mounting structure for semiconductor device
US7521276B2 (en) Compliant terminal mountings with vented spaces and methods
KR100623606B1 (en) Process for producing bga type semiconductor device, tab tape for bga type semiconductor device, and bga type semiconductor device
US6331738B1 (en) Semiconductor device having a BGA structure
JP2001189406A (en) Wafer level package
EP0711104B1 (en) Semiconductor device and method for making same
JP2005303107A (en) Lead frame, semiconductor device, and manufacturing method of them
JP3381564B2 (en) Mounting method of chip with bump
JP2005033043A (en) Lead frame, semiconductor device and their manufacturing methods
JP3434226B2 (en) Fixed lead frame and method of manufacturing the same
KR20030048249A (en) Semiconductor chip package comprising division type heat sinks and the manufacturing method thereof
JPH0758271A (en) Lead frame for semiconductor device and manufacture of semiconductor device using same
JPH0645395A (en) Film carrier type semiconductor device
JP2003179187A (en) Production method of semiconductor device and packaging method of semiconductor device
JP2002313840A (en) Semiconductor element board mounting and its manufacturing method
KR19990039892U (en) Molding mold for semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013893/0531

Effective date: 20021101

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

点击 这是indexloc提供的php浏览器服务,不要输入任何密码和下载