+

US20010016400A1 - Method of making wafer level chip scale package - Google Patents

Method of making wafer level chip scale package Download PDF

Info

Publication number
US20010016400A1
US20010016400A1 US09/785,329 US78532901A US2001016400A1 US 20010016400 A1 US20010016400 A1 US 20010016400A1 US 78532901 A US78532901 A US 78532901A US 2001016400 A1 US2001016400 A1 US 2001016400A1
Authority
US
United States
Prior art keywords
wafer
scale package
chip scale
wafer level
fabricating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/785,329
Other versions
US6420244B2 (en
Inventor
Chun-Chi Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Assigned to ADVANCED SEMICONDUCTOR ENGINEERING, INC. reassignment ADVANCED SEMICONDUCTOR ENGINEERING, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, CHUN-CHI
Publication of US20010016400A1 publication Critical patent/US20010016400A1/en
Application granted granted Critical
Publication of US6420244B2 publication Critical patent/US6420244B2/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Definitions

  • the present invention generally relates to a semiconductor package, and more particularly to a wafer level chip scale package (WLCSP) and a method for fabricating the same.
  • WLCSP wafer level chip scale package
  • CSP chip scale packages
  • TSOP thin small outline package
  • the CSP can combine many of the benefits of surface mount technology (SMT), such as standardization, encapsulation, surface mount, and reworkability, with the benefits of flip chip technology, such as low inductance, high I/O count, and direct thermal path.
  • SMT surface mount technology
  • flip chip technology such as low inductance, high I/O count, and direct thermal path.
  • each chip of the wafer is encapsulated before die sawing. After the wafer is encapsulated, each encapsulated wafer is sawed to form an individual semiconductor package unit.
  • the sides of the semiconductor package unit are exposed to the ambient environment, and thus the semiconductor package is liable to be damaged by the moisture, and the reliability and service life of such semiconductor package unit will be greatly affected. Therefore, semiconductor package manufacturers try to develop a new fabrication method of wafer level chip scale package to provide a better isolation for moisture.
  • a primary object of the invention is to provide a method for fabricating the wafer level chip scale package in mass-production, thereby significantly decreasing manufacturing cost thereof.
  • Another object of the invention is to provide a method for fabricating the wafer level chip scale package, wherein the chip scale package has a structure with better moisture isolation so as to prevent the chips from damage by moisture.
  • the method for making the wafer level chip scale package mainly comprises the steps of: disposing a wafer on the top surface of a retractable film, the wafer having a plurality of chips and a plurality of cutting lines therebetween, each chip having a plurality of bonding pads; cutting the wafer into individual chips along the cutting lines; stretching the retractable film so as to separate the cut chips from one another with a predetermined distance; molding the cut wafer in order to encapsulate the bonding pads and sides of each chip completely; grinding the encapsulated chip to expose the bonding pads out of the molding compound; and sawing the encapsulated chips into individual semiconductor package unit.
  • the retractable film is secured by a frame, which is fixed by a fixture.
  • the retractable film is displaced on a work platform and this platform can move up, with respect to the fixture, to stretch the retractable film such that each chip is separated from one another with a predetermined distance.
  • the encapsulated wafer is sawed into individual semiconductor package unit by a cutter, wherein the predetermined distance between each chip is larger than the thickness of the cutter.
  • the sides of individual semiconductor package unit are encapsulated by the molding compound. Therefore, the method of fabricating the wafer level chip scale package according to the present invention can provide a better result of moisture isolation and prevent the semiconductor chip from destroying by moisture.
  • FIG. 1 a is a perspective view of a wafer according to the present invention.
  • FIG. 1 b is an enlarged cross-section view of a chip according to the present invention.
  • FIG. 2 is a cross-section view of the wafer, which is displaced on a retractable film according to the present invention.
  • FIG. 3 is a cross-section view of the wafer, in which the wafer is sawed into individual chips along the cutting lines according to the present invention.
  • FIG. 4 is a cross-section view of the wafer, in which the retractable film is stretched to increase the distance between each chip according to the present invention.
  • FIGS. 5 a and 5 b are cross-section views of the encapsulated wafer according to the present invention.
  • FIGS. 6 a and 6 b are cross-section views of the encapsulated wafer in which the molding compound is ground so as to expose the bonding pads out of the molding compound according to the present invention.
  • FIG. 7 is a cross-section view of the encapsulated wafer in which the encapsulated wafer is sawed into individual semiconductor package unit by a cutter according to the invention.
  • FIG. 8 is an enlarged cross-section view of individual semiconductor package unit of the FIG. 7.
  • the present invention relates to a method for fabricating the wafer level chip scale package (WLCSP).
  • WLCSP wafer level chip scale package
  • the method in accordance with the present invention can manufacture CSP in mass production so as to lower the manufacturing cost of CSP, and provide a better result of moisture isolation, thereby preventing the semiconductor chip from destroying by moisture.
  • a wafer 10 according to the present invention is disposed on the top surface of a retractable film 21 .
  • the retractable film is secured by a frame 22 .
  • the wafer 10 is adhered by an adhesive to the retractable film 21 .
  • the frame 22 can be fixed by a fixture 31 and the retractable film 21 is displaced on a work platform 32 .
  • the platform 32 can move up relative to the fixture.
  • the wafer 10 is cut by a cutter 41 into individual chip 11 along the cutting lines 13 .
  • thermosetting molding compound 50 can be either by dispensing or injection molding to encapsulate the cut wafer 10 , and the molding compound 50 will encapsulate the bonding pads 12 of each chip 11 and the sides thereof. If the injection molding method is used, it is better to utilize the transfer mold.
  • the mold 52 is displaced on the top of the retractable film 21 , the cavity of the mold 52 covers the entire wafer 10 . Then the molding compound 50 is injected into the cavity of the mold 52 to encapsulate the bonding pads 12 of each chip 11 and the sides thereof completely.
  • a grinding wheel 61 is used to mechanically grind the molding compound 50 in order to expose the bonding pads 12 out of the molding compound 50 .
  • the encapsulated wafer 10 is sawed into individual semiconductor package unit by a cutter 71 .
  • the predetermined distance D is larger than the thickness of the cutter 71 , so that the sides of each chip 11 are completely encapsulated by the molding compound 50 .
  • FIG. 8 is an enlarged cross-section view of the chip 11 shown in FIG. 7.
  • the sides of each chip 11 are completely encapsulated by the molding compound 50 . Therefore, the present invention provides a better result of moisture isolation, thereby preventing the semiconductor chip from destroying by moisture.
  • the wafer 10 is displaced on the top surface of the retractable film 21 with the bonding pads 12 facing upwards.
  • the wafer 10 is displaced on the top surface of the retractable film 21 with the bonding pads 12 facing downwards.
  • the protruding bonding pads 12 will be in contact with retractable film 21 . Therefore, during molding, the molding compound 50 only encapsulates the peripheral area of protruding bonding pads. In this way, it does not need to use the grinding wheel to grind the molding compound 50 and the protruding bonding pads 12 , the top of the bonding pads will be exposed from the molding compound naturally.
  • the present invention provides a method for fabricating the wafer level chip scale package (WLCSP) for manufacturing the CSP in mass-production and lower the manufacturing cost of CSP.
  • WLCSP wafer level chip scale package
  • the structure of WLCSP provides a better result of moisture isolation and hence prevents semiconductor chip from destroying by moisture.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Dicing (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

A method for fabricating the wafer level chip scale package (WLCSP) is developed. This method mainly comprises the steps of: disposing a wafer on the top surface of a retractable film, the wafer having a plurality of chips and a plurality of cutting lines therebetween, each chip having a plurality of bonding pads; cutting the wafer into individual chips along the cutting lines; stretching the retractable film so as to separate the cut chips from one another with a predetermined distance; molding the cut wafer in order to encapsulate the bonding pads and sides of each chip completely; grinding the encapsulated chip to expose the bonding pads out of the molding compound; and sawing the encapsulated chips into individual semiconductor package unit.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention generally relates to a semiconductor package, and more particularly to a wafer level chip scale package (WLCSP) and a method for fabricating the same. [0002]
  • 2. Description of prior art [0003]
  • As electronic devices have become more smaller and thinner, the velocity and the complexity of IC chip become more and more higher. Accordingly, a need has arisen for higher packaging efficiency. Demand for miniaturization is the primary catalyst driving the usage of advanced packages such as chip scale packages (hereinafter referred as CSP) and flip chips. Both of them greatly reduce the amount of board real estate required when compared to the alternative ball grid array (hereinafter referred as BGA) and thin small outline package (hereinafter referred as TSOP). Typically, a CSP is 20 percent larger than the chip itself. The most obvious advantage of the CSP is the size of the package; that is, the package is slightly larger than the chip. Another advantage of the CSP is that the package facilitates test and burn-in before assembly as an alternative to known good die (KGD) testing. In addition, the CSP can combine many of the benefits of surface mount technology (SMT), such as standardization, encapsulation, surface mount, and reworkability, with the benefits of flip chip technology, such as low inductance, high I/O count, and direct thermal path. [0004]
  • However, as compared with conventional BGA or TSOP, the CSP has the disadvantage of higher manufacturing cost. However, this problem could be eliminated if the CSPs could be mass produced more easily. Therefore, the semiconductor packaging industry has tried to develop mass production techniques at the wafer-level for manufacturing the chip-sized packages, as illustrated in U.S. Pat. No. 5,323,051, U.S. Pat. No. 5,925,936 and U.S. Pat. No. 6,004,867. [0005]
  • According to the wafer level chip scale packages disclosed in the above-mentioned U.S. patents, each chip of the wafer is encapsulated before die sawing. After the wafer is encapsulated, each encapsulated wafer is sawed to form an individual semiconductor package unit. However, the sides of the semiconductor package unit are exposed to the ambient environment, and thus the semiconductor package is liable to be damaged by the moisture, and the reliability and service life of such semiconductor package unit will be greatly affected. Therefore, semiconductor package manufacturers try to develop a new fabrication method of wafer level chip scale package to provide a better isolation for moisture. [0006]
    • SUMMARY OF THE INVENTION
  • A primary object of the invention is to provide a method for fabricating the wafer level chip scale package in mass-production, thereby significantly decreasing manufacturing cost thereof. [0007]
  • Another object of the invention is to provide a method for fabricating the wafer level chip scale package, wherein the chip scale package has a structure with better moisture isolation so as to prevent the chips from damage by moisture. [0008]
  • In order to achieve the above-mentioned objects, the method for making the wafer level chip scale package according to the present invention mainly comprises the steps of: disposing a wafer on the top surface of a retractable film, the wafer having a plurality of chips and a plurality of cutting lines therebetween, each chip having a plurality of bonding pads; cutting the wafer into individual chips along the cutting lines; stretching the retractable film so as to separate the cut chips from one another with a predetermined distance; molding the cut wafer in order to encapsulate the bonding pads and sides of each chip completely; grinding the encapsulated chip to expose the bonding pads out of the molding compound; and sawing the encapsulated chips into individual semiconductor package unit. [0009]
  • According to the method for fabricating the wafer level chip scale package, the retractable film is secured by a frame, which is fixed by a fixture. The retractable film is displaced on a work platform and this platform can move up, with respect to the fixture, to stretch the retractable film such that each chip is separated from one another with a predetermined distance. The encapsulated wafer is sawed into individual semiconductor package unit by a cutter, wherein the predetermined distance between each chip is larger than the thickness of the cutter. Hence, the sides of individual semiconductor package unit are encapsulated by the molding compound. Therefore, the method of fabricating the wafer level chip scale package according to the present invention can provide a better result of moisture isolation and prevent the semiconductor chip from destroying by moisture. [0010]
    • BRIEF DESCRIPTION OF DRAWINGS
  • Other objects, aspects and advantages will become apparent from the following description of embodiments with reference to the accompanying drawings in which: [0011]
  • FIG. 1[0012] a is a perspective view of a wafer according to the present invention.
  • FIG. 1[0013] b is an enlarged cross-section view of a chip according to the present invention.
  • FIG. 2 is a cross-section view of the wafer, which is displaced on a retractable film according to the present invention. [0014]
  • FIG. 3 is a cross-section view of the wafer, in which the wafer is sawed into individual chips along the cutting lines according to the present invention. [0015]
  • FIG. 4 is a cross-section view of the wafer, in which the retractable film is stretched to increase the distance between each chip according to the present invention. [0016]
  • FIGS. 5[0017] a and 5 b are cross-section views of the encapsulated wafer according to the present invention.
  • FIGS. 6[0018] a and 6 b are cross-section views of the encapsulated wafer in which the molding compound is ground so as to expose the bonding pads out of the molding compound according to the present invention.
  • FIG. 7 is a cross-section view of the encapsulated wafer in which the encapsulated wafer is sawed into individual semiconductor package unit by a cutter according to the invention. [0019]
  • FIG. 8 is an enlarged cross-section view of individual semiconductor package unit of the FIG. 7. [0020]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The present invention relates to a method for fabricating the wafer level chip scale package (WLCSP). The method in accordance with the present invention can manufacture CSP in mass production so as to lower the manufacturing cost of CSP, and provide a better result of moisture isolation, thereby preventing the semiconductor chip from destroying by moisture. The present invention now will become apparent from the following preferred embodiments with reference to the accompanying drawings. In the accompanying drawings, the same reference numeral designates the same element throughout. [0021]
  • FIG. 1[0022] a is a perspective view of a wafer 10 according to the present invention. The wafer 10 has a plurality of chips 11 and a plurality of cutting lines 13 therebetween. FIG. 1b is an enlarged cross-section view of a chip 11 in FIG. 1a, wherein each chip 11 has a plurality of protruding bonding pads 12 located on the active surface of the chip 11. The protruding bonding pads 12 can be deposited on the electrode terminals of the chip 11 by plating. The materials of the bonding pads 12 are made from conductive metal, such as solders and gold, and they can be jointed to a substrate by soldering.
  • As shown in FIG. 2, a [0023] wafer 10 according to the present invention is disposed on the top surface of a retractable film 21. The retractable film is secured by a frame 22. The wafer 10 is adhered by an adhesive to the retractable film 21. As shown in FIG. 3, the frame 22 can be fixed by a fixture 31 and the retractable film 21 is displaced on a work platform 32. The platform 32 can move up relative to the fixture. Next, the wafer 10 is cut by a cutter 41 into individual chip 11 along the cutting lines 13.
  • As shown in FIG. 4, a [0024] shaft 33 moves upward to lift the platform 32 relative to the fixture 31. The retractable film 21 will be stretched so that the distance between each chip 11 will be increased to a predetermined distance D. As shown in FIGS. 5a and 5 b thermosetting molding compound 50 can be either by dispensing or injection molding to encapsulate the cut wafer 10, and the molding compound 50 will encapsulate the bonding pads 12 of each chip 11 and the sides thereof. If the injection molding method is used, it is better to utilize the transfer mold. The mold 52 is displaced on the top of the retractable film 21, the cavity of the mold 52 covers the entire wafer 10. Then the molding compound 50 is injected into the cavity of the mold 52 to encapsulate the bonding pads 12 of each chip 11 and the sides thereof completely.
  • As shown in FIGS. 6[0025] a and 6 b, a grinding wheel 61 is used to mechanically grind the molding compound 50 in order to expose the bonding pads 12 out of the molding compound 50. As shown in FIG. 7, the encapsulated wafer 10 is sawed into individual semiconductor package unit by a cutter 71. The predetermined distance D is larger than the thickness of the cutter 71, so that the sides of each chip 11 are completely encapsulated by the molding compound 50.
  • FIG. 8 is an enlarged cross-section view of the [0026] chip 11 shown in FIG. 7. The sides of each chip 11 are completely encapsulated by the molding compound 50. Therefore, the present invention provides a better result of moisture isolation, thereby preventing the semiconductor chip from destroying by moisture.
  • According to the above-mentioned preferred embodiment, the [0027] wafer 10 is displaced on the top surface of the retractable film 21 with the bonding pads 12 facing upwards. In accordance with another embodiment of the present invention, the wafer 10 is displaced on the top surface of the retractable film 21 with the bonding pads 12 facing downwards. The protruding bonding pads 12 will be in contact with retractable film 21. Therefore, during molding, the molding compound 50 only encapsulates the peripheral area of protruding bonding pads. In this way, it does not need to use the grinding wheel to grind the molding compound 50 and the protruding bonding pads 12, the top of the bonding pads will be exposed from the molding compound naturally.
  • As apparent from the above descriptions, the present invention provides a method for fabricating the wafer level chip scale package (WLCSP) for manufacturing the CSP in mass-production and lower the manufacturing cost of CSP. In addition, the structure of WLCSP provides a better result of moisture isolation and hence prevents semiconductor chip from destroying by moisture. [0028]
  • Although the preferred embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims. [0029]

Claims (12)

What is claimed is:
1. A method for fabricating the wafer level chip scale package comprising:
disposing a wafer on a top surface of a retractable film, the wafer having a plurality of chips and a plurality of cutting lines therebetween, each chip having a plurality of bonding pads;
cutting the wafer into individual chips along the cutting lines;
stretching the retractable film so as to separate the cut chips from one another with a predetermined distance;
molding the cut wafer in order to encapsulate the bonding pads and sides of each chip completely with molding compound;
sawing the encapsulated chips into individual semiconductor package unit.
2. The method for fabricating wafer level chip scale package of
claim 1
, further comprising a grinding step to grind encapsulated wafer to expose the bonding pads of the chip out of the molding compound.
3. The method for fabricating wafer level chip scale package of
claim 1
, wherein the molding compound is encapsulated by dispensing.
4. The method for fabricating wafer level chip scale package of
claim 1
, wherein the molding compound is encapsulated by injection molding.
5. The method for fabricating wafer level chip scale package of
claim 1
, wherein the molding compound is encapsulated by transfer molding.
6. The method for fabricating wafer level chip scale package of
claim 1
, wherein the wafer is disposed on the top surface of the retractable film with bonding pads facing upwards.
7. The method for fabricating wafer level chip scale package of
claim 1
, wherein the wafer is disposed on the top surface of the retractable film with bonding pads facing downwards
8. The method for fabricating wafer level chip scale package of
claim 1
, wherein the encapsulated wafer is mechanically grinded by a grinding wheel to expose the bonding pads out of the molding compound.
9. The method for fabricating wafer level chip scale package of
claim 1
, wherein the retractable film is secured by a frame.
10. The method for fabricating wafer level chip scale package of
claim 9
, wherein the frame is fixed by a fixture and the retractable film is displaced on a work platform where the platform can be moved upwards, relative to the fixture, to stretch the retractable film such that each chip is separated from one another with a predetermined distance.
11. The method for fabricating wafer level chip scale package of
claim 1
, wherein the encapsulated wafer is sawed into individual semiconductor package unit by a cutter.
12. The method for fabricating wafer level chip scale package of
claim 11
, wherein the predetermined distance among each chip is larger than the thickness of the cutter in order to encapsulate the sides of each chip completely.
US09/785,329 2000-02-21 2001-02-20 Method of making wafer level chip scale package Expired - Lifetime US6420244B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW89103108A 2000-02-21
TW089103108 2000-02-21
TW089103108A TW451436B (en) 2000-02-21 2000-02-21 Manufacturing method for wafer-scale semiconductor packaging structure

Publications (2)

Publication Number Publication Date
US20010016400A1 true US20010016400A1 (en) 2001-08-23
US6420244B2 US6420244B2 (en) 2002-07-16

Family

ID=21658857

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/785,329 Expired - Lifetime US6420244B2 (en) 2000-02-21 2001-02-20 Method of making wafer level chip scale package

Country Status (2)

Country Link
US (1) US6420244B2 (en)
TW (1) TW451436B (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040020037A1 (en) * 2002-08-02 2004-02-05 Matrics, Inc. Die frame apparatus and method of transferring dies therewith
US20040020040A1 (en) * 2002-08-02 2004-02-05 Matrics, Inc. Method and system for forming a die frame for transferring dies therewith
US20040250949A1 (en) * 2003-06-12 2004-12-16 Matrics, Inc. Method and apparatus for expanding a semiconductor wafer
US20060039528A1 (en) * 2004-08-18 2006-02-23 Masahiro Moritake Light detector, radiation detector and radiation tomography apparatus
KR100557286B1 (en) * 2001-11-16 2006-03-10 인피니온 테크놀로지스 아게 A semiconductor chip and process for producing a semiconductor chip
EP1643566A1 (en) * 2003-06-13 2006-04-05 Rohm Co., Ltd. Process for producing light-emitting diode element emitting white light
US20060225273A1 (en) * 2005-03-29 2006-10-12 Symbol Technologies, Inc. Transferring die(s) from an intermediate surface to a substrate
US7163843B2 (en) 2003-07-24 2007-01-16 Infineon Technologies Ag Semiconductor component of semiconductor chip size with flip-chip-like external contacts, and method of producing the same
US20070107186A1 (en) * 2005-11-04 2007-05-17 Symbol Technologies, Inc. Method and system for high volume transfer of dies to substrates
US20080012144A1 (en) * 2006-07-12 2008-01-17 Infineon Technologies Ag Method for producing chip packages, and chip package produced in this way
US20100148381A1 (en) * 2008-12-17 2010-06-17 Infineon Technologies Ag Semiconductor device
US20110084300A1 (en) * 2009-10-13 2011-04-14 Jung Kyu Park Light emitting diode device, light emitting apparatus and method of manufacturing light emitting diode device
US20110095413A1 (en) * 2009-10-22 2011-04-28 Hans-Joachim Barth Method and Apparatus for Semiconductor Device Fabrication Using a Reconstituted Wafer
KR101071741B1 (en) * 2008-11-25 2011-10-11 세크론 주식회사 System and apparatus for grinding a substrate
US20130328091A1 (en) * 2012-06-06 2013-12-12 Nitto Denko Corporation Light reflecting member for optical semiconductor, and substrate for mounting optical semiconductor and optical semiconductor device using the light reflecting member
US20140110826A1 (en) * 2012-10-23 2014-04-24 Nxp B.V. Backside protection for a wafer-level chip scale package (wlcsp)
DE102014200051A1 (en) * 2014-01-07 2015-07-09 Siemens Aktiengesellschaft Method for coating a semiconductor chip
US9196537B2 (en) 2012-10-23 2015-11-24 Nxp B.V. Protection of a wafer-level chip scale package (WLCSP)
US10121765B2 (en) 2017-03-01 2018-11-06 Semiconductor Components Industries, Llc Semiconductor device and method of forming WLCSP
US10147645B2 (en) 2015-09-22 2018-12-04 Nxp Usa, Inc. Wafer level chip scale package with encapsulant
EP1556904B1 (en) * 2002-10-30 2018-12-05 OSRAM Opto Semiconductors GmbH Method for producing a light source provided with electroluminescent diodes and comprising a luminescence conversion element
US10410922B2 (en) 2017-02-23 2019-09-10 Nxp B.V. Semiconductor device with six-sided protected walls
US11271134B2 (en) 2017-10-16 2022-03-08 Ams Ag Method for manufacturing an optical sensor and optical sensor

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW517421B (en) * 2001-05-03 2003-01-11 Inpaq Technology Co Ltd Structure of SMT-type recoverable over-current protection device and its manufacturing method
KR20020091327A (en) * 2001-05-31 2002-12-06 삼성전자 주식회사 Wafer level package having a package body at its side surface and method for manufacturing the same
US7265045B2 (en) * 2002-10-24 2007-09-04 Megica Corporation Method for fabricating thermal compliant semiconductor chip wiring structure for chip scale packaging
WO2006012358A2 (en) * 2004-06-29 2006-02-02 Symbol Technologies, Inc. Systems and methods for testing radio frequency identification tags
JP2006100666A (en) * 2004-09-30 2006-04-13 Toshiba Corp Semiconductor device and manufacturing method thereof
CN100420003C (en) * 2005-03-29 2008-09-17 鸿富锦精密工业（深圳）有限公司 A ceramic substrate and breaking method thereof
US7364945B2 (en) 2005-03-31 2008-04-29 Stats Chippac Ltd. Method of mounting an integrated circuit package in an encapsulant cavity
US7354800B2 (en) * 2005-04-29 2008-04-08 Stats Chippac Ltd. Method of fabricating a stacked integrated circuit package system
US7067397B1 (en) 2005-06-23 2006-06-27 Northrop Gruman Corp. Method of fabricating high yield wafer level packages integrating MMIC and MEMS components
CN100435300C (en) * 2005-09-28 2008-11-19 相丰科技股份有限公司 Chip packaging method
DE102005053842B4 (en) * 2005-11-09 2008-02-07 Infineon Technologies Ag Semiconductor device with connecting elements and method for producing the same
US20070131016A1 (en) * 2005-12-13 2007-06-14 Symbol Technologies, Inc. Transferring die(s) from an intermediate surface to a substrate
US20070139057A1 (en) * 2005-12-15 2007-06-21 Symbol Technologies, Inc. System and method for radio frequency identification tag direct connection test
US7768125B2 (en) * 2006-01-04 2010-08-03 Stats Chippac Ltd. Multi-chip package system
US7723146B2 (en) * 2006-01-04 2010-05-25 Stats Chippac Ltd. Integrated circuit package system with image sensor system
US7456088B2 (en) * 2006-01-04 2008-11-25 Stats Chippac Ltd. Integrated circuit package system including stacked die
US7750482B2 (en) 2006-02-09 2010-07-06 Stats Chippac Ltd. Integrated circuit package system including zero fillet resin
US8704349B2 (en) 2006-02-14 2014-04-22 Stats Chippac Ltd. Integrated circuit package system with exposed interconnects
US7385299B2 (en) * 2006-02-25 2008-06-10 Stats Chippac Ltd. Stackable integrated circuit package system with multiple interconnect interface
US20070244657A1 (en) * 2006-04-11 2007-10-18 Drago Randall A Methods and systems for testing radio frequency identification (RFID) tags having multiple antennas
US7682874B2 (en) * 2006-07-10 2010-03-23 Shanghai Kaihong Technology Co., Ltd. Chip scale package (CSP) assembly apparatus and method
WO2008018738A1 (en) * 2006-08-07 2008-02-14 Young Sun Kim Fabricating method for chip molding type semiconductor package
EP2099267B1 (en) * 2006-11-30 2012-07-04 Tokuyama Corporation Method for manufacturing metallized ceramic substrate chip
KR100871707B1 (en) * 2007-03-30 2008-12-05 삼성전자주식회사 Wafer level package having molding part to suppress cracking and manufacturing method thereof
US7723159B2 (en) * 2007-05-04 2010-05-25 Stats Chippac, Ltd. Package-on-package using through-hole via die on saw streets
US7829998B2 (en) 2007-05-04 2010-11-09 Stats Chippac, Ltd. Semiconductor wafer having through-hole vias on saw streets with backside redistribution layer
US7569421B2 (en) * 2007-05-04 2009-08-04 Stats Chippac, Ltd. Through-hole via on saw streets
US8445325B2 (en) 2007-05-04 2013-05-21 Stats Chippac, Ltd. Package-in-package using through-hole via die on saw streets
US7687318B2 (en) * 2007-05-04 2010-03-30 Stats Chippac, Ltd. Extended redistribution layers bumped wafer
TW200910536A (en) * 2007-08-22 2009-03-01 Azurewave Technologies Inc Wafer-level packaging method and structure
CN101388367B (en) * 2007-09-13 2011-04-20 海华科技股份有限公司 Wafer level packaging method and its packaging structure
US8129845B2 (en) * 2007-09-25 2012-03-06 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure in non-active area of wafer
US7790576B2 (en) * 2007-11-29 2010-09-07 Stats Chippac, Ltd. Semiconductor device and method of forming through hole vias in die extension region around periphery of die
CN101521165B (en) * 2008-02-26 2012-01-11 上海凯虹电子有限公司 Chip-scale packaging method
US7517726B1 (en) 2008-04-25 2009-04-14 Shanghai Kaihong Technology Co., Ltd Wire bonded chip scale package fabrication methods
US7648911B2 (en) * 2008-05-27 2010-01-19 Stats Chippac, Ltd. Semiconductor device and method of forming embedded passive circuit elements interconnected to through hole vias
US7659145B2 (en) * 2008-07-14 2010-02-09 Stats Chippac, Ltd. Semiconductor device and method of forming stepped-down RDL and recessed THV in peripheral region of the device
US9401338B2 (en) 2012-11-29 2016-07-26 Freescale Semiconductor, Inc. Electronic devices with embedded die interconnect structures, and methods of manufacture thereof
US8822268B1 (en) 2013-07-17 2014-09-02 Freescale Semiconductor, Inc. Redistributed chip packages containing multiple components and methods for the fabrication thereof
FR3087936B1 (en) * 2018-10-24 2022-07-15 Aledia ELECTRONIC DEVICE
TWI718801B (en) * 2019-12-06 2021-02-11 矽品精密工業股份有限公司 Electronic package manufacturing method

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5717152A (en) * 1980-07-04 1982-01-28 Citizen Watch Co Ltd Semiconductor chip and manufacture therefor
US5323051A (en) 1991-12-16 1994-06-21 Motorola, Inc. Semiconductor wafer level package
US5430325A (en) * 1992-06-30 1995-07-04 Rohm Co. Ltd. Semiconductor chip having dummy pattern
JPH07302773A (en) * 1994-05-06 1995-11-14 Texas Instr Japan Ltd Semiconductor wafer and semiconductor device
SG45122A1 (en) * 1995-10-28 1998-01-16 Inst Of Microelectronics Low cost and highly reliable chip-sized package
JP3376203B2 (en) * 1996-02-28 2003-02-10 株式会社東芝 Semiconductor device, method of manufacturing the same, mounting structure using the semiconductor device, and method of manufacturing the same
KR100239695B1 (en) * 1996-09-11 2000-01-15 김영환 Chip size semiconductor package and its manufacturing method
KR100222299B1 (en) * 1996-12-16 1999-10-01 윤종용 Wafer level chip scale package and method of manufacturing the same
US6046504A (en) * 1997-02-17 2000-04-04 Nippon Steel Corporation Resin-encapsulated LOC semiconductor device having a thin inner lead
US5950070A (en) * 1997-05-15 1999-09-07 Kulicke & Soffa Investments Method of forming a chip scale package, and a tool used in forming the chip scale package

Cited By (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100557286B1 (en) * 2001-11-16 2006-03-10 인피니온 테크놀로지스 아게 A semiconductor chip and process for producing a semiconductor chip
US20040020040A1 (en) * 2002-08-02 2004-02-05 Matrics, Inc. Method and system for forming a die frame for transferring dies therewith
US20040020037A1 (en) * 2002-08-02 2004-02-05 Matrics, Inc. Die frame apparatus and method of transferring dies therewith
US7102524B2 (en) 2002-08-02 2006-09-05 Symbol Technologies, Inc. Die frame apparatus and method of transferring dies therewith
US7023347B2 (en) 2002-08-02 2006-04-04 Symbol Technologies, Inc. Method and system for forming a die frame and for transferring dies therewith
EP1556904B1 (en) * 2002-10-30 2018-12-05 OSRAM Opto Semiconductors GmbH Method for producing a light source provided with electroluminescent diodes and comprising a luminescence conversion element
US20050005434A1 (en) * 2003-06-12 2005-01-13 Matrics, Inc. Method, system, and apparatus for high volume transfer of dies
US20050015970A1 (en) * 2003-06-12 2005-01-27 Matrics, Inc. Method, system, and apparatus for transfer of dies using a pin plate
US20050009232A1 (en) * 2003-06-12 2005-01-13 Matrics, Inc. Method, system, and apparatus for transfer of dies using a die plate having die cavities
US7223320B2 (en) * 2003-06-12 2007-05-29 Symbol Technologies, Inc. Method and apparatus for expanding a semiconductor wafer
US20040250949A1 (en) * 2003-06-12 2004-12-16 Matrics, Inc. Method and apparatus for expanding a semiconductor wafer
US7795076B2 (en) 2003-06-12 2010-09-14 Symbol Technologies, Inc. Method, system, and apparatus for transfer of dies using a die plate having die cavities
EP1643566A1 (en) * 2003-06-13 2006-04-05 Rohm Co., Ltd. Process for producing light-emitting diode element emitting white light
EP1643566A4 (en) * 2003-06-13 2011-07-06 Rohm Co Ltd PROCESS FOR PRODUCING AN ELECTROLUMINESCENT DIODE ELEMENT EMITTING WHITE LIGHT
US20110147930A1 (en) * 2003-07-24 2011-06-23 Infineon Technologies Ag Semiconductor Component of Semiconductor Chip Size with Flip-Chip-Like External Contacts
US7163843B2 (en) 2003-07-24 2007-01-16 Infineon Technologies Ag Semiconductor component of semiconductor chip size with flip-chip-like external contacts, and method of producing the same
US20070090535A1 (en) * 2003-07-24 2007-04-26 Helmut Kiendl Semiconductor Component of Semiconductor Chip Size with Flip-Chip-Like External Contacts
US9385008B2 (en) 2003-07-24 2016-07-05 Infineon Technologies Ag Semiconductor component of semiconductor chip size with flip-chip-like external contacts
US7932599B2 (en) 2003-07-24 2011-04-26 Sony Corporation Semiconductor component of semiconductor chip size with flip-chip-like external contacts
US20060039528A1 (en) * 2004-08-18 2006-02-23 Masahiro Moritake Light detector, radiation detector and radiation tomography apparatus
US20060225273A1 (en) * 2005-03-29 2006-10-12 Symbol Technologies, Inc. Transferring die(s) from an intermediate surface to a substrate
US20070107186A1 (en) * 2005-11-04 2007-05-17 Symbol Technologies, Inc. Method and system for high volume transfer of dies to substrates
US8487448B2 (en) 2006-07-12 2013-07-16 Infineon Technologies Ag Method for producing chip packages, and chip package produced in this way
US8012807B2 (en) 2006-07-12 2011-09-06 Infineon Technologies Ag Method for producing chip packages, and chip package produced in this way
US20080012144A1 (en) * 2006-07-12 2008-01-17 Infineon Technologies Ag Method for producing chip packages, and chip package produced in this way
KR101071741B1 (en) * 2008-11-25 2011-10-11 세크론 주식회사 System and apparatus for grinding a substrate
DE102009044863B4 (en) * 2008-12-17 2014-02-20 Infineon Technologies Ag Semiconductor device and method for manufacturing a semiconductor device
US7994646B2 (en) 2008-12-17 2011-08-09 Infineon Technologies Ag Semiconductor device
US20100148381A1 (en) * 2008-12-17 2010-06-17 Infineon Technologies Ag Semiconductor device
EP2312657A1 (en) * 2009-10-13 2011-04-20 Samsung LED Co., Ltd. Light emitting diode device, light emitting apparatus and method of manufacturing light emitting diode device
US8460952B2 (en) 2009-10-13 2013-06-11 Samsung Electronics Co., Ltd. Light emitting diode device, light emitting apparatus and method of manufacturing light emitting diode device
US20110084300A1 (en) * 2009-10-13 2011-04-14 Jung Kyu Park Light emitting diode device, light emitting apparatus and method of manufacturing light emitting diode device
CN102044617A (en) * 2009-10-13 2011-05-04 三星Led株式会社 Light emitting diode divice, light emitting appratus and manufacturing method of light emitting diode divice
US9012941B2 (en) 2009-10-13 2015-04-21 Samsung Electronics Co., Ltd. Light emitting diode device, light emitting apparatus and method of manufacturing light emitting diode device
US20110095413A1 (en) * 2009-10-22 2011-04-28 Hans-Joachim Barth Method and Apparatus for Semiconductor Device Fabrication Using a Reconstituted Wafer
US8772087B2 (en) * 2009-10-22 2014-07-08 Infineon Technologies Ag Method and apparatus for semiconductor device fabrication using a reconstituted wafer
US20140335654A1 (en) * 2009-10-22 2014-11-13 Infineon Technologies Ag Method and Apparatus for Semiconductor Device Fabrication Using a Reconstituted Wafer
US8999756B2 (en) * 2009-10-22 2015-04-07 Infineon Technologies Ag Method and apparatus for semiconductor device fabrication using a reconstituted wafer
US20130328091A1 (en) * 2012-06-06 2013-12-12 Nitto Denko Corporation Light reflecting member for optical semiconductor, and substrate for mounting optical semiconductor and optical semiconductor device using the light reflecting member
US9196537B2 (en) 2012-10-23 2015-11-24 Nxp B.V. Protection of a wafer-level chip scale package (WLCSP)
US9245804B2 (en) 2012-10-23 2016-01-26 Nxp B.V. Using a double-cut for mechanical protection of a wafer-level chip scale package (WLCSP)
US20140110826A1 (en) * 2012-10-23 2014-04-24 Nxp B.V. Backside protection for a wafer-level chip scale package (wlcsp)
DE102014200051A1 (en) * 2014-01-07 2015-07-09 Siemens Aktiengesellschaft Method for coating a semiconductor chip
US10147645B2 (en) 2015-09-22 2018-12-04 Nxp Usa, Inc. Wafer level chip scale package with encapsulant
US10410922B2 (en) 2017-02-23 2019-09-10 Nxp B.V. Semiconductor device with six-sided protected walls
US10121765B2 (en) 2017-03-01 2018-11-06 Semiconductor Components Industries, Llc Semiconductor device and method of forming WLCSP
US10535630B2 (en) 2017-03-01 2020-01-14 Semiconductor Components Industries, Llc Semiconductor device and method of forming WLCSP
US11271134B2 (en) 2017-10-16 2022-03-08 Ams Ag Method for manufacturing an optical sensor and optical sensor

Also Published As

Publication number Publication date
US6420244B2 (en) 2002-07-16
TW451436B (en) 2001-08-21

Similar Documents

Publication Publication Date Title
US6420244B2 (en) Method of making wafer level chip scale package
US6818980B1 (en) Stacked semiconductor package and method of manufacturing the same
US8183092B2 (en) Method of fabricating stacked semiconductor structure
US8232658B2 (en) Stackable integrated circuit package system with multiple interconnect interface
US6528393B2 (en) Method of making a semiconductor package by dicing a wafer from the backside surface thereof
US7115441B2 (en) Semiconductor package with semiconductor chips stacked therein and method of making the package
US7645634B2 (en) Method of fabricating module having stacked chip scale semiconductor packages
US7378298B2 (en) Method of making stacked die package
US7247934B2 (en) Multi-chip semiconductor package
US7768112B2 (en) Semiconductor package fabricated by cutting and molding in small windows
US7768125B2 (en) Multi-chip package system
US7652376B2 (en) Integrated circuit package system including stacked die
US20070181989A1 (en) Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US20050287709A1 (en) Process for manufacturing leadless semiconductor packages including an electrical test in a matrix of a leadless leadframe
US8035237B2 (en) Integrated circuit package system with heat slug
KR19990009095A (en) Chip size package (CSP) manufacturing method using the LE method
US20080003718A1 (en) Singulation Process for Block-Molded Packages
US7531383B2 (en) Array quad flat no-lead package and method of forming same
US20070054484A1 (en) Method for fabricating semiconductor packages
US6455353B2 (en) Method of making semiconductor packages at wafer level
US8012867B2 (en) Wafer level chip scale package system
US9508651B2 (en) Semiconductor device and method of manufacturing the same
US20040188818A1 (en) Multi-chips module package
US20120326306A1 (en) Pop package and manufacturing method thereof
US6897566B2 (en) Encapsulated semiconductor package free of chip carrier

Legal Events

Date Code Title Description
AS Assignment

Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, CHUN-CHI;REEL/FRAME:011558/0335

Effective date: 20010131

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

点击 这是indexloc提供的php浏览器服务，不要输入任何密码和下载